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ABSTRACT
Mehta, Ruchit Ph.D., Purdue University, August 2016. Towards Integration of
Graphene in Advanced CMOS Interconnect Technology. Major Professor: Zhihong
Chen.
The integration of graphene into existing state-of-the-art semiconductor manufac-
turing is a topic of worldwide interest. With its unprecedented electrical, thermal and
mechanical properties, graphene is ideally suited for back-end of line (BEOL) technol-
ogy to boost the performance of on-chip copper (Cu) interconnects. However, the lack
of BEOL compatible methods has stymied the true evaluation of Cu/graphene hybrid
(Cu-G) technology. The objectives of this thesis proposal are to demonstrate BEOL-
compatible graphene growth techniques, and explore various avenues for practical
integration of graphene in order to achieve better electrical, thermal and reliability
metrics than traditional interconnect technology. Specifically, we focus on develop-
ing robust low-temperature graphene growth techniques with high yield to meet the
stringent thermal budgets of BEOL processing. We demonstrate high yield graphene
growth on Cu thin films, Cu nanowires and dielectrics at 550 ◦C by optimizing a
plasma-enhanced chemical vapor deposition (PECVD) process. This permitted the
first experimental evaluation of the enhanced electrical and thermal properties of Cu-
G hybrid nanowires. Encapsulation of Cu nanowires with graphene increases the Cu
electrical conductivity by 15% and thermal conductivity by 25% compared to un-
coated nanowires. Deposition of graphene on Cu nanowires reduces the surface Cu
oxide and allows corrosion stability over long periods. Interestingly, graphene being
a low density-of-states material introduces partially specular scattering of electrons
at the surfaces of Cu-G nanowires. As dimensions scale down further, the benefits of
xiv
higher conductivity, lower Joule heating and higher breakdown current density from
Cu-G interconnects are expected to be even more prominent.
In addition, we explicitly measure in-plane thermal conductivity enhancement
in Cu-G films using a suspended heater-sensor platform. Concurrently, we estimate
thermal boundary resistance for heat flow across the Cu/graphene/dielectric interface
using time-domain thermoreflectance (TDTR) measurements. This study provides
valuable insights for heat management applications using Cu-G hybrids.
Furthermore, moving to a Cu-G interconnect technology necessitates low temper-
ature graphene deposition not only on Cu but also directly inside dielectric trenches.
In doing so, graphene must replace conventional Cu diffusion barriers. Using time-
dependent bias-temperature stress experiments, we show that transfer-free multi-layer
graphene (MLG) membranes on dielectrics are remarkably good at blocking Cu-ion
transport. Compared to a Ta barrier of same thickness, MLG offers superior diffusion




For the last 50 years, fabrication of Integrated Circuit (IC) chips has kept pace with
Moore’s law doubling the processing capacity on a chip every two years [1]. This
unrelenting tide of technological progress required continuous innovations on two
parallel fronts: (a) Front-end-of-line (FEOL), the first part of IC fabrication flow,
comprising processing components like transistor switches, capacitors and resistors,
and (b) Back-end-of-line (BEOL), the second part of IC fabrication flow, comprising
interconnections between various FEOL components through contacts, metal layers
and insulation layers.
Traditionally, the industry focus has been on creating faster, smaller and more
reliable transistors while interconnects have lagged behind in technology innovation.
Incessant pitch scaling of interconnects has led to high latency and heat dissipation
issues, consequently diminishing the processing power of the chips [2], [3]. As the
end of Moore’s law is approaching soon, the industry needs disruptive solutions to
the challenging physics and materials related problems in order to push the envelope
further. The idea of using photons instead of electrons has yielded many new opti-
cal interconnect concepts but their practical implementation remains elusive in near
future [4], [5]. Similarly, electron spin-based interconnects are promising but sev-
eral years away from realization [6]. There is urgent need for radical but achievable
solutions.
Graphene has high possibility to be such a disruptive but practical solution. Given
the recent rise of graphene due to its rich physics and material properties [7], it is
timely to explore the application space of graphene beyond the laboratory. This thesis
proposal focuses on the development of adaptable back-end processing solutions for
integrating graphene into future ultra-scaled semiconductor technology nodes and
evaluate the benefits of graphene in interconnect technology.
2
1.1 Evolution of CMOS interconnect technology
The earliest IC chips featured about 1000 active transistors and were modest in
design complexity. By 1975, the transistor count reached almost 65000, and now we
have billions of transistors in the latest giga-scale level integration schemes of pro-
cessors. Metal interconnects form the complex low-resistance network between these
active components on the chip. The first interconnects were made from sputtered
aluminum (Al) through subtractive pattern etching. With relaxed device dimensions,
Al provided low resistance for the wide contacts / lines and good step coverage for
contact vias.
However, by the 1990s, a new reality had emerged. Tighter metal pitches be-
came necessary for increasing chip density while minimizing the important metric of
energy-delay product. Propagation delays of transistors were falling while Al/SiO2
based interconnects were lagging behind. There was a drive towards replacing Al by
Cu. The choice was straightforward because Cu has 50% lower bulk resistivity than
Al, thus allowing significantly lower line resistances. Besides, Cu has much higher
melting point and higher activation energy for electromigration than Al. But unlike
Al, Cu cannot be patterned through etch subtraction because it does not produce
volatile by-products during dry etching. This hindered the introduction of Cu into
CMOS fabrication flow for several years. IBM solved this problem by introducing
the revolutionary Damascene flow for Cu interconnects (Fig. 1.1). Damascene flow
begins with creation of trenches in the inter-layer dielectric (ILD) layer. Next, a
barrier/liner material is deposited in these trenches followed by a copper seed layer,
both using physical vapor deposition. Finally, the trenches are filled with copper
through electrodeposition plating. Chemical mechanical polishing removes the excess
copper from the top of the trenches resulting in copper lines embedded inside the
dielectric layer. The move to Damascene flow has allowed ultra-fine metal pitches in
the sub-100nm range, making it the current industry standard for BEOL fabrication
process. The list of materials involved are: SiO2 & Si3N4 for pre-metal dielectrics, W
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for contact plugs and vias, Cu for metal layers, low dielectric constant (low-k) films
like Si:COH as interlayer dielectric (ILD). The deposition processes for every material
is optimized for the temperature range between 380-400 ◦C.
1.2 Key BEOL challenges in near future
In the current CMOS technology, channel length and spacing between transistors
is in the sub-30 nm regime. This aggressive scaling is to maximize chip performance
at constant power and constant die area. In order to reap full benefits of scaling, the
depth and width of Cu interconnects have been scaled down to sub-100 nm regime
while keeping the aspect ratio in the range 1-2. At these dimensions, copper tends
to deviate from its bulk properties. The room temperature electron mean-free-path
(MFP) in Cu is 39 nm. As the dimensions of the Cu lines approaches the MFP,




Fig. 1.1. Left: SEM of the multi-level Cu interconnects fabricated
using the damascene process. Inter-layer SiO2 has been etched away
to show the detail of copper patterns (courtesy: IBM Corp.). Right:
Typical chip cross section showing local, intermediate and global in-
terconnects [3]
4
Fig. 1.2. Fabrication flow of the Single- and Dual-Damascene processes
5
While traversing a narrow Cu line, significant fraction of electrons can inelasti-
cally scatter at the sidewall surfaces and grain boundaries between Cu grains. Grain
boundary scattering is minimized by achieving columnar grain structure and large
grain sizes through thermal annealing. In scaled Cu lines with columnar grains, sur-
face scattering of electrons becomes the root cause of increased electrical and thermal
resistivity [8][10]. By the 0.7x scaling rule of wire dimensions with fixed aspect ratio,
both thickness and width of Cu reduce by 0.7x compared to the previous technology
node (Fig. 1.3). Surface scattering of electrons combined with scattering from grain
boundaries and impurities results in 50% increment of electrical resistivity when wire
pitch scales from 100 to 50 nm (Fig. 1.3). Moreover, high aspect ratio damascene
trenches are difficult to fill, so the thickness of Cu lines has to scale proportionately
with the line width. This reduction in Cu line dimensions increases the surface-to-
volume ratio, fueling enormous rise in resistance per unit length.
In theory, scaling of local and global interconnects is beneficial for delay consid-
erations. Parasitic capacitances arising from the electric field coupling between the
metal wire and surrounding dielectric layers are of major concern. For a given line
cross-section, the product of resistance and capacitance per unit length defines the



































Fig. 1.3. Left: Schematic of the 0.7x scaling rule of Moore’s law.
Right: Cu line resistivity as a function of line width for different line
thickness [8]
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RC delay of the interconnect system. Scaling of wire area reduces the wire capac-
itance and, thereby, the latency. However, this capacitance reduction comes at the
cost of higher resistivity leading to stagnant or higher RC delays. A first-order RC
delay expression (ignoring the fringe field capacitance) is shown in Fig. 1.4.
Scaling of wire width and pitch creates the classic bottleneck of discrete fast
switching transistors with slow interconnect paths between them (Fig. 1.5). As a
consequence of higher RC delay per unit length, interconnects need multiple repeaters
to maintain the signal level above the switching threshold of the transistors. Usually,
chip designers make several trade-offs to achieve optimum energy-delay product dur-
ing chip operation [11]. Novel solutions like low-k dielectric layers help to mitigate the
capacitance issue but their low thermal conductivity aggravate the heat dissipation
problem [12] (Fig. 1.6). In addition, the new class of porous low-k dielectrics have
severely limited mechanical stability. In the end, the open problem in the industry
today is to curb the rising resistivity in scaled interconnects through replacement or
augmentation of Cu properties.
Another challenge in scaled damascene structures is the poor scalability of the
Cu diffusion barriers [3]. As Cu diffuses rapidly through silicon and can short out or
degrade transistor properties, a thin barrier layer is used to suppress the out diffusion
of Cu [13]. As per current industry standard, a 3-4 nm thick Ta/TaN layer is deposited
in the trenches as diffusion barrier prior to Cu fill [14]. The barrier layer occupies
significant portion of the trench area and reduces the active Cu area. Reducing the
diffusion barrier thickness down to 1 nm can potentially decrease the line resistance
by 55% for a 15 nm wide line. However, according to the ITRS there are no known
manufacturable solutions for diffusion barrier thickness below 2 nm [3].
Besides the above challenges, thermal management and electromigration failure
are pressing concerns while moving forward [15], [16]. Electromigration is the process
of void formation due to migration of Cu atoms during continuous current flow. The
time-to-failure (TTF) from electromigration in narrow Cu lines reduces due to the
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Fig. 1.4. First-order RC delay for a generic multilayer metal-dielectric stack
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Fig. 1.5. Schematic depicting the bottleneck due to a slow intercon-
nect path between the high speed driver and receiver circuits
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addition, the increased resistivity in narrow Cu lines leads to substantial Joule heat
generation, which increases the latency and negatively affects the electromigration
lifetime [17],[18].
1.3 Motivation for graphene integration into BEOL process
The rising resistivity of Cu interconnects due to the classical size effect is highly
detrimental to chip performance factors like RC delay and localized heating. In this
regard, ITRS has identified two emerging interconnect fronts for research and devel-
opment: Cu extensions and Cu replacements. Since the first realization of graphene
devices in 2004, both transistor and interconnect applications have been proposed in-
corporating graphenes exceptional properties in order to extend Moores law [19][21].
In particular, Graphene nanoribbons (GNRs) seem promising to replace Cu due to
pristine graphenes high electron mobility of 20,000-200,000 cm2/Vs, exceptional ther-
mal conductivity greater than 4000 W/mK, and robust electromigration reliability
[7], [22], [23]. To this end, Naeemi and Meindl [24] theoretically compared the scaling
Fig. 1.6. Metal temperature rises sharply in case of low-k dielectrics [18]
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behavior of metallic and semiconducting GNRs, single-walled CNTs and Cu wire (in
units of resistance per unit length). Based on their calculations (Fig. 1.7), metal-
lic GNRs (zigzag edges) can beat Cu wires at 8 nm, whereas doped semiconducting
GNRs achieve the same performance below 5 nm line widths. Besides, SWCNTs can
achieve a similar result around 10 nm line width. While these results are qualitative
at best, it is instructive to note that GNRs do not really offer conductivity benefits
over Cu until the very end of technology roadmap. Several other factors likes pat-
terning of GNRs with smooth edges, functionalization of the edge states and forming
low-resistance contacts to multi-layer graphene stacks are unsolved challenges [25].
Therefore, graphene does not appear as the right replacement for moderately scaled
Cu interconnects up to 15 nm node.
In lieu of direct replacement, we sought to explore if graphene can supplement
the properties of Cu interconnects. Graphene is known to have remarkable in-plane
stiffness [26], [27] to prevent mechanical deformation, impermeability [28] to protect
Cu against reactive chemical [29] or gaseous [30] species, along with low density-of-
states to avoid perturbation of Cu surface potential after coating [31]. All of these
superior physical properties make graphene an ideal non-interacting passivation layer
for CuNWs to prevent oxidation and inter-diffusion.
1.4 Synopsis of the thesis
In order to harness the full potential of the state-of-art semiconductor IC technol-
ogy, we need practical solutions to all the BEOL challenges summarized in section
1.2. We propose that graphene is an exciting material for meeting two major needs
of advanced CMOS interconnect technology, namely 1) creating new hybrid copper-
graphene interconnects with enhanced electrical and thermal conductivity and, 2)
forming a conformal ultra-thin Cu diffusion barrier. This thesis proposal discusses
the development, optimization of BEOL-compatible deposition of few-layer graphene
using plasma-enhanced CVD (PECVD) technique. We demonstrate experimentally
10
Fig. 1.7. Comparison of resistance per unit length as function of line
width between Cu, GNRs and CNTs [24]
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the enhancement of electrical and thermal conductivity in graphene-encapsulated
copper nanowires. Further, we will study the Cu diffusion barrier capability of
PECVD graphene and develop a new strategy for graphene deposition inside dam-
ascene trenches. In Chapter 2, we explain the motivation, fabrication methods and
challenges of incorporating graphene into BEOL technology. We provide details of the
systematic reduction of graphene growth temperature. Chapter 3 showcases the ex-
perimental demonstration of the striking properties of copper-graphene (Cu-G) hybrid
interconnects. In Chapter 4, we discuss the benefits for chip thermal management
by explicitly measuring the in-plane and cross-plane thermal transport properties
of Cu-G thin films. Finally, Chapter 5 discusses the low-temperature transfer-free
deposition of graphene on dielectrics. We test multi-layer graphene as diffusion bar-
rier using bias-temperature stress experiments and characterization techniques like
capacitance-voltage and triangular voltage sweep methods. We also compare diffu-
sion barrier strength of graphene against a tantalum barrier of the same thickness.
12
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2. THE CASE FOR GRAPHENE
Graphene is the name given to a monolayer sheet of graphite (one of the eight al-
lotropes of carbon, like diamond). Leading a new class of 2D materials, graphene
consists of a single sheet of sp2-hybridized carbon atoms in a honeycomb-like hexago-
nal lattice structure. It is the 2D analogue of other sp2 carbon allotropes like carbon
nanotubes (1D) and fullerenes (0D), and shares many of their physical and mechani-
cal properties. Previously thought to be an unstable form of graphite, graphene was
reliably produced for the first time in 2004 using a simple exfoliation process from
pyrolytic graphite by Geim and Novoselov [32]. This spurred a decade of incessant
exploration of the unique physics, chemistry and mechanics of the world’s most stable
atomic-size membrane.
2.1 Substrate effect on graphene conductivity
Many experiments with graphene have demonstrated record high intrinsic car-
rier mobility (for both electrons and holes) due to the long carrier mean free path
in the quasi-ballistic regime [33]. Fittingly, graphene is of the utmost importance
for radio-frequency applications reaching few hundred GHz cut-off frequencies s [34].
However, the high carrier mobility values are usually limited to suspended (free-
standing) graphene devices [35], and the mobility values drop substantially when
graphene is supported on a substrate. Substrate-induced charge fluctuations cause
widening of the Dirac point peak in graphene and cause the loss in effective mobility
[36]. In addition to electrical conductivity, graphene is theorized to have very high
thermal conductivity, the majority heat carriers being the transverse (TA), longitu-
dinal (LA) and out-of-plane (ZA) acoustic phonons. Thermal conductivity values
as high as 3000-5000 W/mK were observed in suspended graphene devices [22] but
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these values drop down to 600-1200 W/mK for supported graphene [37]. In the case
of supported graphene, the ZA phonons leak out more efficiently than TA and LA
modes due to the coupling between graphene and substrate [38], [39], causing a drop
in the heat carrying capacity of graphene on substrate. Although the electrical and
thermal conductivity values for supported graphene still seem high enough for practi-
cal applications, the negligible cross-section area of 1-atom thick graphene inevitably
leads to rather small electrical and thermal conductance values.
2.2 Chemical vapor deposition of graphene
Exfoliation of graphene yields flakes of only few microns in size and is limited to
the study of intrinsic material properties. Accordingly, Chemical vapor deposition
(CVD) is a widely used technique for large-scale graphene growth on metal catalysts
like Cu, Ni etc. After the growth, graphene can be transferred to any desired substrate
by wet-etching of the metal catalyst [43].
While thermal CVD can consistently yield high quality graphene over a large
area, the transfer step is not desirable since it can degrade the quality of the film by
introducing defects and contamination [44]. In the absence of wafer bonding or other
dry transfer techniques, transferring graphene is currently not conducive to existing
semiconductor fabrication process. Direct growth of graphene on the substrates of
interest is essential, however, achieving graphene deposition on CuNWs is challenging
due to severe dewetting of thin Cu films at high temperatures (1000 ◦C) needed for
thermal CVD. We confirmed this phenomenon on patterned Cu film samples using
high temperature graphene growth following an atmospheric pressure chemical vapor
deposition process [45]. After loading the Cu films and wire samples into the furnace,
the temperature was ramped up from room temperature to 1000 ◦C. Upon reaching
1000 ◦C, the sample was annealed for 15 minutes in a constant 460 sccm flow of argon
and hydrogen followed by introduction of 40 sccm flow of diluted methane (8 ppm
in Ar) for 25 minutes. Upon completion of growth, the samples were unloaded after
15
Fig. 2.1. High temperature (1000 ◦C) graphene deposition on cop-
per films. Severe dewetting was observed in copper film and wire
structures made of 500 nm thick copper.
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the tube furnace was cooled down to room temperature. Optical images show that
the high temperature processing results in severe damage to thin copper films and
wires (Fig 2.1). Therefore, a low temperature CVD process must be developed for
graphene deposition on Cu nanowires.
2.3 Plasma-enhanced CVD of graphene
Plasma-enhanced chemical vapor deposition (PECVD) is widely accepted in BEOL
processing for low-temperature deposition of various dielectric materials like SiO2,
Si3N4 and Si:COH. In a typical PECVD process, the high temperature needed for
dissociation of precursors is substituted by the energy generated in the plasma. By
setting up optimized plasma conditions, gases like methane and acetylene are con-
verted into various radicals, neutrals and free electrons that allow unabated growth of
carbon nanomaterials like carbon nanotubes, graphene and diamond [46][52]. Here we
discuss the development of a PECVD process for graphene deposition in the tempera-
ture range 550-650 ◦C. First, we explain the configuration of our remote-plasma CVD
system and delineate the associated experimental methods. Next, we describe the
optimization scheme involving different process parameters including plasma power,
chamber pressure, growth time and type of carbon precursor. In this work, we use a
commercial CVD system (First Nano EasytubeTM 3000) consisting of a 6-inch diam-
eter quartz tube enclosed inside a resistively heated clamshell furnace (Fig. 2.2). The
clamshell furnace design helps in tuning of the temperature profile during cool-down
by modifying the gap between top and bottom halves of the clamshell. Samples are
placed on a quartz sample holder that is attached at the end of a quartz transfer rod.
A novel hot-load extension allows immediate loading and unloading of samples from
the hot-zone of the furnace. Gas flows are controlled through a system of individ-
ual isolation valves and mass-flow controllers for each process gas. For the plasma
configuration, we chose an inductively coupled RF coil attached to a RLC matching
network, which generates and confines the plasma upstream from the sample holder.
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This setup isolates the substrate from direct plasma contact, thereby reducing damage
from energetic ion bombardment.
All growth substrates went through a solvent triple wash consisting of toluene,
acetone and isopropyl alcohol for 5 minutes to remove organic contaminants. After
loading the substrate into the quartz tube, the furnace temperature was ramped up to
the required value in the range of 550-650 ◦C while flowing 50 sccm of argon (Ar) and
allowed to stabilize for a few minutes. A pre-deposition cleaning step was performed
by adding 10 sccm of hydrogen (H2). Graphene deposition was initiated by flowing
2-5 sccm of methane (CCH4) or acetylene (C2H2) and 0-2 sccm of H2 while keeping
the same Ar flow. Some initial test runs were performed with pure CH4 flow without
dilution with Ar/ H2 flows. The total pressure was stabilized to 150 mTorr. A 550W
RF plasma was ignited and the reflected RF power was minimized using a matching
network for maximum plasma efficiency. Graphene deposition was carried out for 15
minutes after which the process gases were turned off. The chamber was evacuated
and allowed to naturally cool down in a flow of argon. Samples were unloaded upon
reaching 200 ◦C by venting the chamber back to atmospheric pressure. Later, we
installed a HotLoad extension in the system to facilitate faster loading and unloading
of samples. This greatly improved the throughput by removing the waiting times for
temperature ramp-up and ramp-down between different runs.
2.4 Process optimization
The process requirements for graphene growth on nanostructures are far stringent
than on bulk materials. It is well known that the melting point of a material falls
as the size scales down from bulk to nanoscale due to the increase in surface-to-
volume ratio. Consequently, Cu nanowires are expected to melt at much reduced
temperature than the melting point of bulk copper (1083 ◦C). Apart from the strict
thermal budget, process conditions like time and pressure have to be simultaneously
optimized in order to minimize the deformation of Cu nanowires during the PECVD
18
Fig. 2.2. Picture and illustration of the Plasma-enhanced Chemical
Vapor Deposition setup. Samples are placed on a quartz holder and
inserted at the center of the furnace while the RF plasma is generated
upstream from the Cu nanowires.
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process. Here we discuss our strategy to achieve fast and conformal graphene growth
at the lowest possible temperature.
Rapid process optimization needs metrology techniques with a fast turn-around
time. Traditionally, quality assessment of graphene and other nanomaterials required
high-resolution techniques like TEM and STM that are tedious and cumbersome. In-
stead, we utilized Raman spectroscopy for rapid characterization of graphene quality
during the optimization phase. Based on the principle of inelastic Raman scatter-
ing, Raman spectroscopy allows observation of vibrational and rotational modes of
a material. Being a reliable and non-destructive technique, it is well established for
characterizing carbon nanomaterials. At the heart of the technique, a photon from
the laser generates an electron-hole pair and the excited electron is further scattered
by phonons giving rise to specific Raman scattering bands in the acquired spectrum.
Raman peaks are dispersive due to electron-phonon couplings, and hence their loca-
tions depend on the laser excitation energy. Here we use a 532 nm Diode Pumped
Solid State (DPSS) green laser beam, which was focused on the sample by an Olym-
pus 50x objective (NA = 0.75, WD = 0.38 mm). The excited Raman scattering was
collected by a Horiba LabRAM HR800 Raman spectrometer with a 1800 mm−1 grat-
ing (spectral resolution = 0.27 cm−1). A typical Raman scan of graphene contains
three or more peaks, which can be used to assess the defect density, layer count and
doping level. In this study, we focus on three signature peaks: 1) D peak - arising
from scattering from one phonon and one defect, 2) G peak - characteristic peak in
all sp2 carbon materials arising from in-plane stretching of C-C bonds, and 3) 2D
peak - second order peak involving two phonons (Fig. 2.3).
2.4.1 Effect of plasma power
We began the optimization process by studying the effect of RF plasma power on
the quality and dynamics of graphene growth. Other process parameters were kept






















































































































































































































































































































































was of interest. After sample loading, furnace temperature was ramped up to 550 ◦C
or 650 ◦C and pre-cleaning was performed in Ar/ H2 flow (100/20 sccm) at pressure
of 300 mTorr. Then the Ar/ H2 flows were shut off and 2 sccm of pure CH4 was
introduced at 10 mTorr partial pressure. Growth time was set to 30 mins for 550 ◦C
and 10 mins for 650 ◦C recipes.
Raman spectra of graphene grown at 550 ◦C show a clear trend with increasing
plasma power (Fig. 2.4). Plasma powers below 200 W result in deposition of amor-
phous carbon as seen from the very wide D (1350 cm−1) and G (1600 cm−1) peaks
with no appreciable 2D peak (2700 cm−1). The large peak widths (FWHM) of the D
and G peaks, and the loss of distinction between the peaks, point to the deposition
Fig. 2.3. Raman spectrum of thermal CVD graphene grown at 1000 ◦C
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of sp2 carbon with ultra-small grains (<2 nm). Nevertheless, increasing the plasma
power from 300 W up to 500 W shows a clear presence of the 2D peak and more
distinct D and G peaks (Fig. 2.5). The high intensity D peak points to the deposi-
tion of nano-crystalline graphene with grain sizes around 10 nm. The broad and low
intensity 2D peaks is a mark of multi-layer graphene, like in the case of graphite. For
comparison, the Raman spectra of a graphene sample deposited by high temperature
thermal CVD consists of sharp and distinct peaks (Fig. 2.3). High quality graphene
is characterized by high intensity 2D and G peaks and a low intensity D peak, all
having small peak widths.
It was previously reported that RF plasma power of 50-100 W is enough to dis-
sociate methane completely [53], [54]. However, we believe the actual efficiency of
any plasma depends on the design of the chamber and placement of the RF coil.
We expect high plasma powers in our setup because of the 6-inch inner diameter of
our tube compared to much smaller tubes used in previous studies. Growth runs at
650 ◦C show the same trend with plasma power with slightly better graphene quality.
Therefore, plasma powers in the range of 300-500 W are ideal for graphene deposition
and moving forward we choose 400 W as the optimal RF plasma power.
2.4.2 Effect of precursor partial pressure
Next, we tested the role of precursor gas pressure on graphene growth quality.
For a given gas flow rate, we controlled pressure downstream using a throttle valve
attached to the inlet of the vacuum pump. At full pumping speed, the system could
reliably maintain 10 mTorr partial pressure for 2 sccm of methane flow. To increase
the chamber pressure, we fixed the gas flow rate and reduced the pumping speed to
reach a given pressure set point. Interestingly, the quality of graphene grown at 650
◦C worsened with increasing methane partial pressure from 10 mTorr to 100 mTorr
(Fig. 2.6). The FWHM of D and G peaks broadened at high pressures along with the
disappearance of the 2D peak. Clearly, the graphitic structure was being lost with
23
Fig. 2.4. Effect of varying plasma power on graphene quality at 550
◦C using methane precursor
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Fig. 2.5. Effect of varying plasma power on graphene quality at 650
◦C using methane precursor
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introduction of higher methane content. Note that although pressures lower than 10
mTorr can be achieved by lowering the methane flow rate, it is difficult to maintain
stable plasma with low reverse power at those conditions.
Plasma cracking of methane produces substantial amount of hydrogen (neutrals
and radicals). Hydrogen plays several roles during graphene growth, such as creating
active sites for binding of carbon species, passivation of defects and edges, along
with etching of amorphous carbon [50], [52], [55], [56]. It is not straightforward to
control the exact ratio of carbon and hydrogen species in the plasma, which makes
PECVD intrinsically more challenging than conventional thermal CVD. Incomplete
dehydrogenation of methane at higher pressures can also create more sp3 hybridized
CHx species that can passivate the active carbon sites during graphene growth.
2.4.3 Effect of growth time
After fixing the plasma power and partial pressure of methane, we move on to the
next important parameter of growth time. Understanding growth kinetics of graphene
has been a subject of much interest due to the typically inverse relation between
growth rate and graphene quality [57], [58]. In the case of PECVD, we observed that
faster growth rate (higher partial pressure of methane) normally results in amorphous
carbon deposition. On the other hand, slow growth rate dictates lower throughput
and higher chance of deforming the Cu nanowires and other temperature-sensitive
BEOL materials. For a better control of growth dynamics and selective growth on
Cu, we introduced 50 sccm of Ar and 2 sccm of H2 during the growth phase, while
keeping the same flow and partial pressure of CH4 (2 sccm and 10 mTorr). The total
pressure with a mixture of Ar+H2+CH4 increased to 150 mTorr. Fixing the plasma
power to 400 W, we performed graphene growths for varying times at 550 ◦C and
650 ◦C. Our goal was to minimize the growth time needed for full graphene coverage
while keeping the Cu nanowires intact.
26
Fig. 2.6. Effect of varying methane partial pressure on graphene quality at 650 ◦C
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Fig. 2.7. Optical images from the heating test confirming that com-
plete coverage of graphene protects Cu from oxidation while incom-
plete coverage causes substantial oxidation
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Normally, coverage of graphene is hard to characterize on the macroscopic scale
using OM or SEM due to the lack of adequate contrast with the underlying Cu
substrate. Instead, we characterize the coverage using a simple method called the
heating test. It involves heating the post-growth Cu films at 180 ◦C for 30 minutes
on an open hot plate in the cleanroom. At this temperature, Cu readily reacts with
oxygen in the air to form various Cu oxides: Cu2O (red in color) and CuO (greenish
black in color). The rationale is that graphene (being an excellent oxidation barrier)
prevents the oxidation of Cu in the covered areas, while the areas without graphene
would show a high contrast due to Cu oxide formation [59]. This technique allows
rapid and conclusive coverage information at micrometer resolution using OM (Fig.
2.7) and nanometer resolution using SEM. X-ray photoelectron spectroscopy scans
of Cu 2p3/2 and O1s peaks also corroborated the graphene coverage results from the
heating test (Fig. 2.8).
For growth at 650 ◦C, majority of the copper samples achieved full coverage of
graphene after 15 minutes of deposition using the aforementioned process parameters
(Fig. 2.9). Raman spectra further confirmed these findings through the sharp and
distinct D and G peaks and appreciable 2D peak for the 15 mins growth sample. In
contrast, the fluorescence background from Cu is clearly visible for both 3 and 10
mins growth samples, which along with the lack of 2D peak, indicating incomplete
graphene coverage. For growth at 550 ◦C, growth rate was much slower due to lower
surface mobility of the carbon species. These achieved complete graphene coverage
only after 40-50 mins of growth (Fig. 2.10).
2.4.4 Effect of growth precursor
In the quest to lower the growth temperature using CH4 as the carbon precursor,
we tried tuning all the process parameters but found it exceedingly difficult to reliably
grow graphene below 650 ◦C. Also, the addition of the Hotload extension worsened
the plasma efficiency of the system. Now, all previous 550 ◦C growth recipes with
29
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Fig. 2.8. X-ray photoelectron spectroscopy scans confirming the heat-
ing test results regarding graphene coverage on Cu films
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CH4 required higher plasma power (800 W) and much longer growth time (2 hours).
Therefore, we replaced methane with acetylene (C2H2) as the new carbon precursor.
We chose C2H2 for two main reasons 1) past literature on growth of carbon nanotubes
suggests C2H2 as the best carbon precursor [60], and 2) C2H2 has lower dissociation
energy than CH4 and higher C:H ratio. The plasma chemistry of C2H2 and CH4 is
differs in the kind of neutral, radical and ionic species generated in the plasma dis-
charge. Interestingly, C2H2 plasma contains more carbon rich radicals (CxHy where x
<y) as compared to CH4 plasma, which mostly consists of hydrogen-rich radicals [54].
Carbon-rich radicals are better suited for graphene growth by their thermodynam-
ically favored adsorption and dehydrogenation on the Cu surface, especially C4H2,
C6H2 and C2H radicals.
In the new growth strategy, we kept the original Ar/H2 gas flows (50/2 sccm)
and introduced 2 sccm of C2H2 with the total pressure reaching 200 mTorr. Optimal
plasma power was found to be 350 W and growth time of 75 mins resulted in full
Fig. 2.9. Raman spectra tracking the graphene coverage with increas-
ing growth time at 650 ◦C
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Fig. 2.10. Raman spectra tracking the graphene coverage with in-
creasing growth time at 550 ◦C
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Fig. 2.11. Comparison between Raman spectra of PECVD graphene
grown with methane (650 ◦C) and acetylene (550 ◦C)
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graphene coverage. Compared to growth with CH4 at 650
◦C, we observe better
graphene quality (higher 2D:G Raman peak intensity ratio) with C2H2 at 550
◦C (Fig.
2.11). In addition, the growth at 550 ◦C with C2H2 is faster and more repeatable
than with CH4.
2.5 Conclusions
In this chapter, we proposed that the advantageous mechanical, interfacial and
diffusion barrier properties of graphene prompt a direct adaptation into BEOL tech-
nology. We systematically optimized a plasma-enhanced chemical vapor deposition
technique for graphene at reduced growth temperature. We discuss in detail the ef-
fects of different process parameters and carbon precursors on the quality and rate of
graphene growth. In essence, we successfully lowered the graphene growth tempera-
ture to 550 ◦C, and demonstrated rapid and complete graphene coverage on thin Cu
films and Cu nanowires.
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3. COPPER-GRAPHENE HYBRID INTERCONNECTS
Most of the material in this chapter has been reprinted with permission
from ”R. Mehta, S. Chugh, and Z. Chen; Nano Lett., no. 15, pp. 2024-
2030, 2015”. Copyright @ 2015, American Chemical Society.
Size scaling of CuNWs causes a surge in their electrical and thermal resistivity
due to substantial inelastic surface scattering of electrons at NW surfaces. In Chapter
2, we proposed a manufacturable solution to limit the rise in CuNW resistivity by
encapsulation of the CuNWs with graphene via low temperature PECVD. We re-
ported a novel scalable technique for low-temperature deposition of graphene around
CuNWs, which is a crucial step towards investigating the properties of our proposed
Cu-graphene hybrids. In this chapter, we characterized the properties of these novel
hybrid NWs and observed strong enhancement of electrical and thermal conductiv-
ity for graphene-encapsulated CuNWs compared to uncoated CuNWs. Fitting the
experimental data with a theoretical model for conductivity of CuNWs reveals sig-
nificant reduction in surface scattering of electrons at the oxide-free CuNW surfaces,
translating into 15% faster data transfer and 25% lower peak temperature compared
to the same CuNW without the graphene coating. Our results provide compelling
evidence for improved speed and thermal management by adapting the Cu-graphene
hybrid technology in future ultra-scaled silicon chips and air-stable flexible electronic
applications.
3.1 Introduction
Surface scattering is a phenomenon where electrons impinging the surfaces of
a nanowire (NW) undergo either elastic (specular) or inelastic (diffuse) scattering
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depending on the nature of the local surface states. For NW sizes close to the electron
mean free path (39 nm in Cu at 298 K), a significant part of the total electron
density locates near the NW surfaces [8]. CuNWs are the material of choice for
swift data transfer inside computer chips [4][6] and efficient current flow in flexible
transparent conductors [62][66]. However, inelastic electron scattering at the surfaces
of the CuNWs drastically reduces copper’s electrical and thermal conductivity below
the bulk values [8], [10], [67]. Having pristine CuNW surfaces can partially reduce
inelastic scattering, but in real applications there is large modification of the pristine
surface due to oxidation or other metallic coatings [9], [68]. For the use in flexible
transparent conductors, CuNWs are usually exposed to ambient environment causing
Cu oxide formation at the surfaces. Trap states at the Cu - Cu oxide interface lead
to complete inelastic scattering through randomization of the electron momentum in
the direction of current flow [68], [69]. On the other hand, Cu interconnects in silicon
chips are embedded within dielectrics and care is taken to avoid surface oxidation
during processing. Typically, these interconnects are surrounded by thin layers of
tantalum (Ta) acting as Cu diffusion barriers [3], [10]. The complex Fermi surface of
a high density-of-states metal like Ta perturbs the smooth surface potential of Cu and
increases the interfacial electronic coupling, resulting in complete inelastic scattering
of electrons at the Cu-Ta interface [70].
3.2 Physical characterization
As mentioned in Chapters 1 and 2,the superior physical properties of graphene
make it an ideal non-interacting barrier for CuNWs to prevent oxidation and inter-
diffusion. Also, there are recent reports on the electrical and thermal benefits of
graphene capping on large area Cu foils [71] or micrometer-scale Cu wires [72], how-
ever, these observations cannot be extended to nanometer-scaled Cu wires due to
markedly different scattering phenomenon occurring in the nanoscale regime. Fur-
thermore, post-synthesis transfer of graphene on CuNWs is not viable due to the
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lack of selectivity and uncontrolled interface properties, which makes it absolutely
essential to directly synthesize graphene on CuNWs (Fig. 3.1). Here, we utilize the
PECVD technique from Chapter 2 for selective and rapid growth of graphene directly
on Cu nanowires (60 nm thick and 180 nm wide). For the first time, significant en-
hancement of both electrical and thermal conductivity of Cu at scaled dimensions
is presented by characterizing individual CuNWs first with graphene coating (Cu-G)
and then after removal of graphene coating (Cu-NG).
Achieving graphene deposition on CuNWs using conventional thermal CVD is
challenging due to severe dewetting of thin Cu films at high growth temperatures
[73]. A rapid low-temperature process is critical to preserve the structural integrity
of the CuNWs during graphene deposition. We use plasma-enhanced chemical vapor
deposition (PECVD) to conformally coat graphene on the surfaces of CuNWs at
much reduced temperatures. In brief, the carbon feedstock (methane) is dissociated
into radicals using inductively coupled RF plasma at a fixed distance away from the
sample holder. The carrier gas (argon) transports the reactive carbon and hydrogen
radicals downstream to the CuNWs, where full graphene coverage is achieved within
15 minutes at a deposition temperature of 650 ◦C. The Cu samples in our study have a
majority (111) grain orientation that transforms into complete (111) grain orientation
Fig. 3.1. Schematic of a copper-graphene hybrid nanowire
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Fig. 3.2. Atomic force micrographs of 65 nm-thick PVD Cu films be-
fore and after graphene deposition at 650 ◦C. Corresponding rough-
ness values are provided below each image.
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after graphene deposition. We simultaneously deposited graphene on 60nm thick PVD
Cu films to analyze the change in surface morphology of Cu after the PECVD process.
Comparing the AFM images of Cu films before and after graphene deposition, we
clearly observe grain size enhancement while the surface roughness values are almost
similar (Fig. 3.2).
Fig. 3.3. Process flow for the fabrication of Cu nanowires.
Fig. 3.4. Experimental scheme used in this work, starting with
PECVD graphene deposition on as-fabricated CuNWs. The result-
ing hybrid NWs (Cu-G) were analyzed, followed by oxygen etching to
obtain the same NWs without the graphene coating (Cu-NG). This
scheme allows for a fair comparison between Cu-G and Cu-NG NWs.
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We fabricated the CuNWs on silicon substrates covered with 5 µm thick thermal
SiO2 on Si substrate using Ar sputter etching (Fig. 3.3). The schematic in Fig. 3.4
presents our experimental scheme of forming Cu-G hybrid NWs and Cu-NG NWs,
to achieve fair performance comparison. First, the bare CuNW undergoes graphene
deposition process to form the Cu-G hybrid NW. Then, electrical characterizations
are performed to measure properties of the Cu-G NW (Methods described in Sections
3.3 and 3.4). Subsequently, reactive ion etching with mild oxygen plasma results in
the CuNW without the graphene coating. Annealing during graphene deposition
increases the Cu grain sizes [31] but there is a random distribution of grain sizes (Fig.
3.4). Herein, we characterized a particular CuNW with and without the graphene
shell to avoid sample-to-sample variations arising from varying Cu grain structures
between any two distinct NWs. CuNWs were physically intact without any sign of
pores or dewetting following our low temperature rapid deposition technique (Fig.
3.5a).
We optimized the process conditions for highly selective graphene deposition on
Cu, as confirmed by the presence of the characteristic Raman spectral peaks of
graphene at 1350 cm−1, 1600 cm−1 and 2700 cm−1 on Cu-G samples and no peaks on
SiO2 (Fig. 3.6a). Complete removal of graphene in the Cu-NG samples was confirmed
by the absence of graphene peaks, with only the Cu fluorescence background being
detected. Furthermore, in case of Cu-G samples, X-ray photoelectron spectroscopy
scans confirmed the sp2-hybridized carbon orbitals of graphene (Fig. 3.6b) and the
complete reduction of native Cu oxide (Fig. 3.6c). Thus, the graphene shell protects
the CuNWs against oxidation upon exposure to ambient air conditions.
3.3 Electrical conductivity enhancement
We now compare the electrical properties of the Cu-G and Cu-NG NWs. All
electrical tests were performed in a Lakeshore probe station under vacuum to avoid
convection losses during Joule heating experiments. Radiation losses were neglected
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Fig. 3.5. (a) Scanning electron image of a 180 nm wide Cu-G NW.
(b)Atomic force microscopy scans of graphene-coated Cu (Cu-G) and
uncoated Cu (Cu-NG) nanowires. The similarity in the height scans
for graphene-coated and uncoated nanowires reveals the ultra-thin
nature of the graphene coating.
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Fig. 3.6. (a) Raman spectroscopy data, acquired using a 532 nm
laser, showing the distinct graphene peaks on Cu-G samples while no
graphene peaks are seen on Cu-NG and SiO2. (b) X-ray photoelectron
spectrum (XPS) showing sp2 hybridized carbon orbitals of graphene
in Cu-G samples. (c) X-ray photoelectron spectrum showing complete
reduction of surface Cu oxide in Cu-G samples while Cu oxide is
clearly present in Cu-NG samples.
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for the small geometries considered here. The temperature of the sample chuck was
controlled within accuracy of 0.1 ◦C for estimating the temperature coefficient of
resistivity (βR) of the NWs.
Surface scattering (Fig. 3.7a) and grain-boundary scattering (Fig. 3.7b) con-
tributions to the electrical resistivity are modeled using the Fuchs-Sondheimer (FS)
theory[74] and the Mayadas-Shatzkes (MS) theory [75] respectively. While traversing
a metal NW, there are three major scattering mechanisms for electrons to lose momen-
tum, namely, isotropic background scattering, surface scattering and grain boundary
scattering. Isotropic background scattering arises from phonons and point defects and
constitutes the metal’s bulk resistivity (ρbulk) to electron transport. Surface scatter-
ing is typical in metal NWs of dimensions close to the electron mean-free path (Λ0),
where electrons impinging the surfaces of the NWs undergo either elastic (specular)
or in-elastic (diffuse) scattering depending on the perturbation of surface states (Fig.
3.7a). The Fuchs-Sondheimer (FS) theory[74] models the degree of diffuse-to-specular
scattering with a specularity parameter p (p=0 for diffuse, p=1 for specular scatter-
ing). We use a compact form of the FS model adapted for rectangular NWs [67], as
shown in the FFS term in equation (3.2). Grain-boundary scattering is a characteris-
tic of polycrystalline metal wires (with short-range order) since electrons scatter while
traversing across the interface between the grains (Fig. 3.7b). The Mayadas-Shatzkes
(MS) theory[75] models the multiple scattering events at the grain boundaries using
Fig. 3.7. Schematics illustrating (a) surface and (b) grain-boundary
scattering mechanisms in Cu thin films.
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Fig. 3.8. (a) SEM image of the 4-probe test structure with the CuNW.
(b) Measured resistivity values of CuNWs with (filled circles) and
without graphene (open circles) coating as a function of NW width.
Solid lines are resistivity values calculated from the MS-FS model.
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a reflection parameter R, as shown in the FMS term in equation (3.3). Values of ρbulk
and Λ0 for bulk Cu were obtained from literature close to 295 K. These values are
scaled using the FS and MS models to obtain effective ρand effective Λ0 taking into
account scattering at grain-boundaries and surfaces. Using Matthiessen’s rule, the
two scattering contributions can be added to get the expression for total resistivity:
ρ = ρbulk (FFS + FMS) ; (3.1)



























Here, ρbulk=1.72 µΩ-cm is the isotropic bulk resistivity of Cu[10], C=1.2 is the
geometric form factor for rectangular wires [67] (estimated from fitting), Λ0=40 nm
is the electron mean-free path in Cu [10], p is the specularity parameter (0 for diffuse
and 1 for specular scattering), T=60 nm is the thickness of the NW (found from
AFM), W is the width of the NW and dgrain=100 nm is the average grain size (both
found from SEM), while R=0.34 is the grain-boundary reflection coefficient [67]. All
parameter values are valid at 298 K.
The false-color scanning electron image in Fig. 3.8a shows the characteristic
Kelvin four-probe test structure used in this study for measuring the intrinsic CuNW
resistance without the contact resistance from the probes. The extracted resistivity
values for Cu-G and Cu-NG NWs are presented in Fig. 3.8b along with the calculated
values from equation (3.1).
We neglect any electrical conduction in Ta and graphene layers because of their
small cross-sections and negligible conductivities compared to the Cu layer. In our
analysis, we assume completely inelastic surface scattering (p=0) in Cu-NG NWs due
to small oxide formation (from air exposure prior to measurement) in the absence of
graphene coating [68]. Note that a particular CuNW with and without the graphene
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coating has the same internal grain-boundary structure (identical FMS) but markedly
different surface scattering (different FFS). Fitting the data with these assumptions,
we find that Cu-G NWs show significantly lower resistivity due to partially elastic
surface scattering (p=0.23) compared to Cu-NG NWs (p=0). This shift towards par-
tial elastic scattering is a direct manifestation of an oxide-free Cu surface along with
the weak electronic coupling between the surface states of Cu and the low density-
of-states of graphene[31]. Likewise, the enhancement in elastic surface scattering is
also expected for substrate embedded CuNWs by replacing the metallic Ta coating
(high density-of-states)[9], [68], [70] with graphene (low density-of-states). Similar
enhancement of transport properties has been reported for semiconducting NWs by
using a passivation layer to reduce surface recombination of carriers [76], [77].
To shed light on the underlying mechanism for the electrical conductivity enhance-
ment observed in Cu-G NWs, we concentrate on the nature of electron scattering in
the NWs. For a given NW after graphene deposition, the presence of graphene coating
only influences the surface scattering properties. Thermal annealing during graphene
deposition process causes Cu grain size expansion in the NWs. However, all measure-
ments are performed post-graphene deposition, essentially fixing the grain boundary
scattering contribution for a given NW (both with graphene and after graphene re-
moval).
The degree of elastic scattering of electrons at the Cu nanowire surfaces is de-
pendent on the nature of the Cu surface potential. First principles calculations and
experiments have shown that adsorption of foreign adatoms or oxidation of the Cu
surface creates perturbation of the Cu Fermi surface [68], [78]. In our study, Cu-NG
surfaces undergo mild oxidation during the graphene removal (Fig. 3.6c) leading to
formation of defect surface states. Electrons traversing along the NW are trapped by
the interface surface states and upon subsequent release have randomized momentum
in the direction of current flow. This we believe is the primary cause for complete
inelastic surface scattering in our Cu-NG nanowires. On the other hand, graphene
coating prevents even monolayer level oxidation of Cu-G nanowires (Fig. 3.6c), thus
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creating a possibility for finite elastic surface scattering of electrons. Graphene might
also affect the smooth Cu surface potential, but it was recently shown through STM
and DFT studies that graphene grown at low-temperatures on Cu (111) surfaces is
only weakly interacting with the Cu surface states [31]. The relatively weak cou-
pling between the C 2p orbitals of graphene and Cu 4p orbitals [79] is believed to be
responsible for the partially elastic surface scattering observed in our Cu-G wires.
3.4 Extent and nature of Cu oxidation in Cu-NG NWs
X-ray photoelectron spectroscopy was performed on Cu samples after graphene
removal to study the amount and chemistry of the oxide species on the Cu surface.
The O1s and Cu2p3/2 spectra from the Cu-NG film sample along with appropriate
peak fitting curves are shown in Fig. 3.9. The O1s spectrum is highly symmetric
with a single peak centered at 531.9eV. This binding energy is attributed to hydroxyl
and hydroxide type compounds [80]. This points to the formation of Cu(OH)2 on
the Cu surface. Note that there is no shoulder visible on the spectrum in the range
529.8 eV to 530.6 eV, which is the reported binding energy range for CuO and Cu2O.
Therefore Cu(OH)2 seems to be the dominant oxide species on the Cu surface. Such
passivation with Cu(OH)2 has been reported earlier for Cu foils[81] and could be a
result of the increase in hydrophilicity and wettability of the Cu surface from the O2
plasma used for graphene removal.
Further proof of Cu(OH)2 formation is obtained from the Cu2p3/2 spectrum. The
major peak in the spectrum is shifted to higher BE values compared to Cu peak, which
is common for Cu(OH)2 coverage on Cu [82]. Peak fitting shows a majority peak at
934.9 eV, which is a signature of hydroxide formation, along with the background Cu
peak at 932.7 eV. Peak fitting was tried for CuO peak at 933.5 eV without success,
confirming a predominance of Cu(OH)2 in the overlayer.
For estimating the thickness of Cu consumed during oxidation after graphene
removal, it is important to quantify the thickness of the Cu(OH)2. We use the well
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known Strohmeier equation (equation 3.4), to calculate the hydroxide thickness based
on the fitted peak area ratio of Cu(OH)2 / Cu. Inelastic mean free paths of electrons
from Cu and Cu(OH)2 layers are calculated as per Seah & Dench[83], as shown in
equation (3.5).








−2 + 0.41(aE)0.5 , λox = 2170E
−2 + 0.72(aE)0.5 (3.5)




Here, NCu/Nox = ρCuMox/ρoxMCu = 4.09 (ratio of volume density of Cu atoms
in the bulk to the hydroxide), aCu = 0.0228 nm (monolayer thickness for Cu), aox =
0.0213 nm (monolayer thickness for Cu(OH)2), θ is the electron take-off angle of the
detector (45◦), and E is the kinetic energy in eV. The calculated inelastic mean free
paths for Cu and Cu(OH)2 are λCu = 1.12 nm and λox = 1.9 nm, respectively. Peak
fitting in Fig.3.9b was performed using mixed functions of the type Gaussian (20%) /
Lorentzian (80%) along with the Shirley background correction. The ratio Iox/ICu =
3002/1050 = 2.86 was calculated from the fitted peak areas. This calculations yields a
value of dox = 3± 0.5nm for the hydroxide thickness. The thickness of Cu consumed
due to hydroxide formation is calculated as dCu = doxρoxMCu/ρCuMox = 0.75 ±
0.1 nm. So, the conductive cross-sectional area of a graphene-coated CuNW of width
180 nm and thickness 60 nm reduces by only 2% after the removal of graphene.
3.5 Thermal conductivity extraction
Next, we studied the effect of improved surface scattering properties on thermal
transport through the CuNWs using Joule heating experiments [84]. Electric current
was slowly ramped up through the CuNWs and the resultant change in electrical
resistivity was continuously recorded (see Methods). Resistance increased linearly
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Fig. 3.9. (a) Peak fitting of the O1s spectrum for the Cu-NG film
sample. Only a single peak centered at 531.9 eV can be fitted to the
raw data. The dashed line helps to visualize the symmetric nature of
the O1s spectrum. (b) Peak fitting of the Cu2p3/2 spectrum for the
Cu-NG film sample. The two fitted peaks are centered at 932.7 eV
(Cu) and 934.9 eV (Cu(OH)2). Copper hydroxide appears to be the
dominant oxide species on the Cu surface after graphene removal.
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with the square of the amplitude of electric current (Fig. 3.10a) and the rate of
increase was lower for Cu-G NWs. To analyze the thermal transport in these NWs,
we use a heat diffusion equation [19] that incorporates the heat generation from Joule
heating, the heat flow along the NW and the heat loss to the substrate (Fig. 3.10b).




























Here, T̄ is the average temperature of the NW, T0 is the temperature at the
ends of the NW and the substrate temperature, βR is the temperature coefficient of
resistivity for Cu, κs is the thermal conductivity of Cu, A is the cross-sectional area
and L is the length of the NW, I is the electric current, R0 is the initial resistance
(without Joule heating) and Qsub is the heat loss to the substrate per unit length. The
resistance change is correlated to the rise in NW temperature by carefully calibrating
the temperature coefficient of resistivity (βR) for individual CuNWs (Fig. 3.11).
We extracted the thermal conductivity values for individual CuNWs with and
without graphene coating by fitting equation (3.6) to the measured relative change
in resistance of the nanowire (Fig. 3.12). As the graphene coating covers the three
exposed faces of the nanowire, the heat dissipation across the nanowire-substrate
interface is independent of the presence of graphene coating. So, we assume Qsub to
be identical for the two cases while fitting the data for a given nanowire.
The extracted thermal conductivities (κs) of Cu-G NWs are significantly higher
( 135-160 W/mK) than that of Cu-NG NWs ( 85-105 W/mK) for various dimensions
(Fig. 3.13a). The fitted values of Qsubfor NWs of width 180 nm and 280 nm are 0.18
W/mK and 0.2 W/mK, respectively. Note that the extracted thermal conductivities
for the NWs are significantly lower than that of bulk copper (390 W/mK). The κs
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Fig. 3.10. (a) Resistance of CuNWs as a function of square of the
current amplitude (I2), varying linearly with I2. (b) Illustration of
the various entities in the heat diffusion equation adapted for Cu
nanowires on a substrate.
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reduction is a direct consequence of size scaling and has been previously observed in
thin Cu films [86].
The higher thermal conductivity of Cu-G NWs is consistent with the enhanced
elastic surface scattering of electrons due to graphene coating. Additionally, the high
thermal conductivity of graphene could provide a parallel phonon component for heat
conduction [38], [87]. However, the thickness of graphene layer in our work (about
1nm) is too small to have significant impact on the overall thermal conductivity of
the Cu-G NW. Further scaling down of CuNW thickness would surely enhance the
thermal transport contribution from graphene.
Higher κs but identical A and Qsub imply that a NW with graphene coating has
longer thermal healing length (LH =
√
κsA/Qsub) than an uncoated NW. Longer LH
indicates improved thermal conduction along the NW. In Fig. 3.13b, we plot the
Fig. 3.11. (a) Resistance as a function of substrate temperature for
calibrating the temperature coefficient of resistance (βR) of a cop-
per nanowire with L=20 µm, W=180nm and T=60nm. (b) Relative
change in measured resistance plotted as a function of substrate tem-
perature for the nanowire in (a). The slope gives the average value
of βR. Both Cu-G and Cu-NG versions of the nanowire have approx-
imately the same βR=0.48x10
−3 /K.
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Fig. 3.12. Relative change in resistance (spheres) plotted as a func-
tion of I2 for individual copper nanowires of different dimensions with
(cyan) and without (red) graphene coating. The solution of the heat
diffusion equation was used to fit the observed values with minimum
R2 fitting error (solid lines).
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Fig. 3.13. (a) Extracted values of thermal conductivity for CuNWs of
various dimensions. (b) Calculated temperature rise profile along a 10
µm long and 180 nm wide CuNW with current density J=10 MA/cm2.
Graphene-coated CuNW has significantly lower temperature in the
center (hot spot) than the uncoated CuNW. (c) Calculated average
temperature rise in the CuNW as a function of substrate heat loss
(Qsub) for a current density J=7 MA/cm
2. Shaded regions denote the
range of Qsub values lower than those observed in this work (Qsub <0.2
W/mK).
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temperature rise for a given Cu-G and Cu-NG NW, and it clearly shows that Cu-G
NW has lower peak temperature in the center. This is a coupled effect of lower elec-
trical resistivity (lower Joule heating for the same drive current) and higher thermal
conductivity (better heat dissipation) in Cu-G NWs. Insufficient heat dissipation
from heated Cu interconnects into the surrounding dielectric is a major limiting fac-
tor in thermal management of electronic devices. Using equation (3.6), we estimate
the temperature rise in a graphene-coated and uncoated CuNW for a range of Qsub
values for a given current density (Fig. 3.13c). The thermal benefit from graphene
coating is striking for lower Qsub values, with 42% lower temperature at the limit of
Qsub= 0 (suspended NW).
3.6 Breakdown characteristics
In addition, we compared the break down strength of Cu-G and Cu-NG NWs at
extremely high drive currents (Fig. 3.14a). For L=10 µm and W=180 nm, the Cu-G
NW can sustain 41% higher breakdown current than the Cu-NG NW with the same
dimensions. Note that, NWs of identical dimensions break down after reaching the
same relative change in resistance (∆RBD=75% for W=180 nm). This is expected
because ∆RBD is directly correlated with the breakdown (melting) temperature TBD.
Both Cu-G and Cu-NG NWs break down at the same TBD but Cu-G NWs reach
TBD at much higher drive currents. We observed greater void damage in melted
Cu-G NWs compared to Cu-NG NWs, possibly because the higher drive current in
Cu-G NWs before breakdown leads to larger momentum transfer from electrons to
Cu ions causing bigger voids (Figs. 3.14b and 3.14c).
3.7 Scaling of Cu nanowire dimensions
The fabrication process for Cu nanowires using a bilayer resist stack of HSQ/PMMA
as etching mask led to loss of width resolution and the Cu nanowire width could only
be scaled down to 180 nm. To further scale down the nanowire width, we adopted
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Fig. 3.14. (a) Measured relative change of resistance plotted as a
function of square of the current amplitude (I2), showing the abrupt
increase in resistance due to melting at high drive currents. For a
given width, Cu-G NWs sustain larger drive currents before melting
with the Cu-G and Cu-NG NWs having similar melting temperature.
(b) Scanning electron image showing a 180 nm wide and 10 µm long
Cu-G NW after breakdown. (c) Scanning electron image showing a
180 nm wide and 10 µm long Cu-NG NW after breakdown. A bigger
void was observed in (b) compared to (c), possibly because of higher
electron wind force (higher drive current) before breakdown in Cu-G
NWs.
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Fig. 3.15. Fabrication process flow for Cu nanowires using ma-N-2401
negative e-beam resist
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a new negative e-beam resist called ma-N-2401 as the patterning and etching mask.
The fabrication flow is simpler than the HSQ/PMMA process and involves spin coat-
ing ma-N-2401 directly onto the Cu film samples (Fig. 3.15). Upon e-beam exposure
and development we observe resist patterns down to 57 nm wide on the Cu film sam-
ples (Fig. 3.16a). However, after Ar etching and striping off the resist, the resultant
Cu nanowires have widths larger than 100 nm (Fig. 3.16b). Metal re-deposition onto
the sidewalls during the Ar plasma etching increased the pattern width from 57 nm
to 103 nm. Also, the line edge roughness was much worse with this resist. So, in
the absence of a dry chemical etch for Cu and lack of a suitable mask layer, we were
unable to fabricate and study the scaling performance of Cu-G hybrids below 180
nm line width. However, these length scales are routinely achieved using damascene
technology. Therefore, we propose a new graphene-first strategy with deposition of
graphene as a liner material in the trenches before the copper fill. In Chapter 5, we
discuss this strategy in detail.
3.8 Conclusions
In summary, our work demonstrates that graphene-coated CuNWs outperform
uncoated CuNWs in both electrical and thermal conductivities. Using a low temper-
ature plasma-enhanced CVD process, we achieved uniform graphene deposition on 60
nm thick CuNWs with different widths (W=180 nm and 280 nm) and lengths (L=10
µm and 20 µm). Passivation of the Cu surface states with a low density-of-states
material like graphene gives rise to partially elastic surface scattering and the resul-
tant enhancement in electron transport through the NWs. Size scaling of CuNWs
increases the surface-to-volume ratio and amplifies the contribution of surface scat-
tering over grain-boundary scattering. Therefore, Cu-G hybrids can show significant
performance improvement at ultra-scaled dimensions, which is highly desirable for
future generations of CMOS interconnects and transparent flexible electrodes.
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Fig. 3.16. SEM images of (a) resist lines before Ar etching and
(b) CuNW patterns after Ar etching and resist stripping, indicating
widening of NW width and increased roughness.
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4. THERMAL MANAGEMENT WITH
COPPER-GRAPHENE HYBRID THIN FILMS
Part of the material in this chapter will be submitted for review as ”R.
Mehta, Y.R. Koh, S. Chugh, A. Shakouri and Z. Chen; In-plane and cross-
plane thermal transport in Cu-graphene hybrid thin films”
Waste heat generation has been at forefront of major engineering challenges since
the dawn of the steam engine, where the Carnot rule limits the maximum efficiency
of transforming heat to work. Although waste heat is undesirable, it is rather difficult
to mitigate heat generation fully in many applications. On the other hand, managing
excess heat and finding efficient ways to dissipate it away from active elements is
more practical. Todays ultra large scaled integrated circuit chips generate massive
amounts of heat due to the increased power density needed for faster computation
[88]-[91]. Accumulated heat from the IC chips is dissipated macroscopically through
their package into the heat sink. Delving inside the chips reveals that the heat prob-
lem is even more aggravated. Scaling down of Cu interconnect dimensions lowers both
the electrical and thermal conductivity, thereby increasing the amount of Joule heat
generated while trying to maintain the same interconnect latency [8]. Simultaneous
scaling down of inter-wire spacing, required for higher packing density of components,
also increases heat density and hot spot formation. The problem is compounded fur-
ther due to the low thermal diffusivity of porous low-k dielectrics that surround these
interconnect wires. Localized heating can alter the resistance of interconnects and
operating point of transistors. Such unrestrained localized heating can also overcome
the activation energy barrier for electromigration and diffusion of Cu[92]. Therefore,
solving heat management issues is the key to sustain scaling in future semiconductor
technology.
60
4.1 Introduction to heat dissipation issues
Emerging composites made by filing a Cu matrix with graphene or carbon nan-
otubes ensembles have demonstrated high thermal conductivities and electromigra-
tion stability [93]-[97]. Generally, these hybrids are synthesized either in solution
or by ball-milling and plasma sintering-based processes, which are more suitable for
heat spreaders outside the chip but are incompatible with fabrication technology of
the chip itself. More importantly, these hybrids offer better thermal performance
at the cost of lower electrical conductivity as the filling fraction is dominated by
carbon nanotubes or graphene flakes, which have lower electrical conductivity than
the Cu matrix. Complete replacement of Cu with other metals like Ru, W or Ni,
which can offer better electrical conductivity at smaller dimensions, is also not fa-
vorable due to their markedly lower bulk thermal conductivities than Cu. Complete
replacement with graphene and carbon-nanotubes is only beneficial at ultra-small
dimensions with the variability under control [24]. We have demonstrate in Chap-
ter 3 that Cu-G hybrids (with graphene covering three sides of individual Cu wires)
are a good candidate for next generation interconnects, as integration into back-end
of line technology is possible with low temperature growth of graphene on both Cu
and dielectrics. Graphene encapsulation of Cu serves to enhance both electrical and
thermal conductivity by altering the Cu surface conditions for electron scattering. In
addition, graphene protects Cu against corrosion and is a good barrier against Cu
diffusion.
For interconnects that are embedded inside low-k dielectrics, there are two heat
dissipation channels for the Joule heat generated in the wire (Fig. 4.1). The in-
plane channel dissipates heat along the wire to the ends (vias) and the cross-plane
channel takes heat in to the surrounding dielectric layers. As expected, high electrical
and thermal conductivity of the Cu wire increases the in-plane heat flow, while high
thermal conductivity of the dielectric aids the cross-plane heat flow. In addition,
thermal boundary resistance at the Cu-dielectric interface can be a significant factor
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for cross-plane heat transfer. The thermal healing length LH =
√
kA/Qsub, where k
is the thermal conductivity of Cu, A is the cross-section area of the wire and Qsub
is the heat loss to substrate per unit length, demarcates which heat transfer channel
governs the temperature for a given length scale. Wires that are much shorter than LH
primarily dissipate heat to the vias while the contrary is true for wires longer than LH ,
which need the dielectric to dissipate the heat away. With Cu-G hybrid interconnects,
our goal is to sustain in-plane heat flow for shorter wires, while concurrently providing
low thermal boundary resistance at the Cu-G-dielectric interface to allow efficient out-
of-plane heat flow from longer wires. In this chapter, we characterize the in-plane and
cross-plane thermal properties of 45 nm-thick Cu films coated with low temperature
PECVD graphene.
4.2 In-plane thermal conductivity
We measure thermal conductivity of Cu thin films using a suspended micro heater-





In-plane heat flow 
along the wire
Fig. 4.1. Schematic depicting the two major channels of heat dissipa-
tion for a Cu-G hybrid interconnect embedded inside low-k dielectric.
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thermometer region (in red), the sample region (in green) and the sensor-thermometer
region (in blue). The heater and sensor regions consist of equivalent serpentine ther-
mistors that are used to heat one side of the sample and sense the temperature
difference between the two sides. Sample region consists of a thin film of sputtered
Cu (45nm thick) that is electrically isolated from the heater and sensor regions. The
metal stack is deposited on a 300 nm SiO2 layer with low thermal conductivity. This
multilayer system is electrical and thermally isolated from the silicon substrate to en-
able in-plane heat flow from the heater to the sensor side through the sample bridge
and from platform to the wafer frame through the supporting beams. The total ther-
mal conductance (KB) of the sample is the sum of thermal conductance of the Cu
thin film and the SiO2 support layer (see Fig. 4.2).
Fabrication of the thermal conductivity measurement platform began with a highly
doped Si wafer coated with 300 nm thermally deposited SiO2 (courtesy of IBM T.J.
Watson). The thermal oxide layer proved beneficial for two reasons: 1) as a low
stress support layer to suspend the heater-sample-sensor system reliably from the Si
substrate, and 2) as a path of very low thermal conductance in parallel with the Cu
thin film conductance. E-beam lithography was used to define the thermistor and
sample patterns followed by RF sputter deposition of Ta (7nm) and Cu (45nm). We
used a double layer resist stack of PMMA and LOR-3B to achieve a clean metal liftoff
after sputtering. The Ta layer improved the adhesion of Cu to SiO2 and prevented
Cu diffusion into SiO2 during graphene growth. Next, we coated graphene selectively
on the Cu thin films using a PECVD process at 550 ◦C. Complete graphene cover-
age was achieved after 30 min growth with a mixture of Ar+C2H2 with flow rates of
30+3 sccm. The plasma power was fixed at 400 W and the chamber pressure was
set to 300 mTorr. Graphene coverage was confirmed using Raman spectroscopy and
the Cu oxidation test. To suspend the heater-sample-sensor platform, we defined
etch windows in PMMA by E-beam lithography and etched SiO2 using commercial
buffered oxide etch (65 A/s etch rate). We suspended the metal patterns with the
SiO2 support layer using a XeF2 dry etch of the Si substrate. XeF2 etch conditions
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Fig. 4.2. (a) Scanning electron micrograph images of the thermal
characterization platform showing suspended heater, sample and sen-
sor regions. Scale bars are 10 µm. (b) Thermal model accounting
for heat flow in the sample bridge (KB) and supporting beams (KL).
(c) Schematic and dimensions for the sample bridge used for thermal
conductivity measurement.
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were optimized to avoid over-etching and collapsing the long support beams. Dur-
ing Si etching, PMMA resist protected the Cu-G thin film from damage. Finally,
PMMA was stripped in acetone and the sample was dried using critical point drying.
Thermal conductivity measurements were performed in a Lakeshore probe station
with the samples loaded on a thermal gold chuck with 0.05 K temperature accuracy.
Resistance of the heater and sensor thermistors are measured in the 4-probe configu-
ration to remove contact effects. A HP4156C semiconductor analyzer supplied a wide
range of DC currents to the thermistors while the voltage across the thermistors was
measured using an Agilent 34401A multimeter with 0.1 µV accuracy. Resistance as
a function of temperature was measured with a Quantum Design PPMS in the range
of 4-300K.
Our experimental scheme first measures the thermal conductivity of the CuG
film, followed by etching of graphene using mild O2 RIE to create a CuNG film,
and measuring thermal conductivity of the CuNG film. This scheme offers a fair
comparison as discussed in Chapter 3. To extract thermal conductivity of Cu thin






















Fig. 4.3. Calibration of thermal coefficient of resistance (TCR) for
CuG and CuNG films in the range of 260-300 K
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films, we utilize a thermal model accounting for the heat flow in the sample bridge
and the supporting beams that attach the platform to the Si frame (Fig. 4.2b). The
following equations relate the applied power to the heater with the temperature rise
measured on the heater and sensor resistors [98],[99].












where P = I2 (RH + 0.5RL) is the applied heater power with RH being the heater
resistance and RL being the lead resistance, KB is the thermal conductance of the
bridge and KL is the thermal conductance of the set of five beams supporting each
of the heater and sensor regions. Heater power (P) was varied by applying discrete
levels of DC current (I). Heater and sensor resistances were recorded at each power
level after a 5 min delay to let the platform achieve thermal equilibrium. We link the
change in resistance to the temperature rise by calibrating the temperature coefficient
of resistance (TCR) in the temperature range of 260-300 K (Fig. 4.3). TCR values
are slightly different between the CuG and CuNG films. The high vacuum conditions
of the probe station prohibit any convective heat transfer between the heater and
sensor. In addition, earlier reports utilizing similar heater-sensor platforms have
found negligible radiative heat transfer between the heater and sensor regions [98],
[99]. We designed the platform to be small enough to eliminate radiative heat loss. We
confirmed this by ramping the heater power. Even for power values beyond 20 µW,
we only observed linear temperature rise for both the heater and sensor. Therefore,
it is reasonable to ignore the radiative heat loss, which would show a T4 behavior at
higher powers.
Measurement of thermal conductance is exceedingly non-trivial compared to elec-
trical conductance, as the latter can be precisely measured using a Kelvin 4-probe
configuration whereas such a 4-probe thermal analogy does not exist. Previous re-
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ports using a similar characterization platform have largely overlooked the thermal
contact resistance between the heater-sample and sensor-sample regions, possibly due
to the much larger thermal resistance of their test materials leading to small errors
in the extracted thermal conductivity values [98],[100]. However, incorporating the
effect of thermal contact resistance is important for a high thermal conductivity ma-
terial like Cu. For the first time, we employ the transfer length method (TLM) to
estimate thermal conductivity of the Cu thin films devoid of any contact effects.
Essentially, we measure thermal conductance of film samples with identical cross-
section areas but of three different lengths. Assuming diffusive electron transport
through Cu at these length scales, thermal resistance varies linearly with the sample
length. To obtain the contribution from the SiO2 support layer to the total thermal
conductance of the bridge (KB), we performed a parallel TLM measurement with
sample bridges made from only SiO2 of the same lengths. For each length, SiO2
thermal conductance (KSiO2) was then subtracted from KB to obtain the thermal
conductance of only the Cu films. The thermal conductivity of the Cu films are then
expressed as
kCu =
(KB −KSiO2) ∗ LCu
ACu
(4.3)
Fig. 4.4 presents the measured temperature rise as a function of heater power for
Cu-G films of three different lengths. Notably, the extracted thermal resistance of
the Cu-G film is approximately a linear function of the sample length (see equation
4.3). The intercept of the linear fit denotes the thermal contact resistance, which
in our case forms a major part of the total thermal resistance. Using the values of
line slope and film cross-section area, the thermal conductivity for the 45nm Cu-G
thin film is calculated to be 208 ± 9 W/mK, which is almost half of the bulk Cu
thermal conductivity of around 390 W/mK. In addition, we measured the 4-probe
electrical resistivity of Cu-G film to be ρCuG=3.32 µΩ-cm, which is almost twice of
the bulk Cu resistivity of 1.72 µΩ-cm. This is the typical size effect phenomenon due
to the increased electron scattering in a thin film (45nm thick) compared to a bulk
sample, which reduces the efficiency of electron transport. The electrical resistivity
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kCuG = 208 ± 9 W/m-K































































































Fig. 4.4. Temperature rise as a function of applied power for 45nm
CuG films of three different lengths. The plot of thermal resistance
versus sample length is used to extract thermal conductivity.
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and thermal conductivity of a metal are related by the Wiedemann-Franz law as per
L = ρk/T , where L is the Lorenz number. For our Cu-G films measured at 294 K the
value of LCuG= 2.33x10
−8 WΩ/K2, which is smaller than the bulk Sommerfield free-
electron value of 2.45x10−8 WΩ/K2. This signifies a larger reduction in the thermal
conductivity than the electrical conductivity due to size scaling. The mechanism for
such reduction in L has its origins in the small-angle inelastic scattering events in thin
films compared to bulk[98], [100]. Electrons transport both charge and heat in high
electron density metals like Cu. Upon scattering through small-angles, hot electrons
can thermalize with cold phonons in the metal. However, they do not lose their
momentum in the direction of charge transport. Therefore, the electron mean free
path for charge transport is longer than that for thermal transport, which manifests
as the reduction in L.
Next, we measured the temperature rise as a function of heater power of Cu-
NG films (Fig. 4.5), which are created after etching graphene from the Cu-G films.
Essentially, Cu-G and Cu-NG samples have identical internal Cu grain structures but
different surface scattering behaviors. Using the method described for Cu-G films,
the thermal conductivity for Cu-NG thin film was calculated to be 179 ± 10 W/mK,
which is about 14% smaller than k for the Cu-G films. On the other hand, electrical
conductivity for Cu-NG films ρCuNG=3.61 µΩ-cm is about 9% higher than Cu-G
resistivity. Interestingly, the enhancement in thermal conductivity is larger than the
enhancement in electrical conductivity for the Cu-G films, with LCuNG= 2.13x10
−8
WΩ/K2 smaller than LCuG.
4.3 Cross-plane thermal boundary conductance
As discussed previously, the enhanced conductivity offered by Cu-G films is only
beneficial for interconnects shorter than the thermal healing length. Beyond this
length, the cross-plane thermal transport dominates the heat dissipation, except at
the ends of the wires. Cross-plane heat transport is governed not only by the ther-
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kCuNG = 179 ± 10 W/m-K
































































































Fig. 4.5. Temperature rise as a function of applied power for 45nm
CuNG films of three different lengths. The plot of thermal resistance
versus sample length is used to extract thermal conductivity
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mal conductivity of the surrounding dielectric but also by the thermal boundary
conductance (TBC) at the Cu-graphene-dielectric interface. For our Cu-G films,
we measured TBC using the pump-probe time-domain thermoreflectance (TDTR)
method. TDTR is a highly sensitive and non-destructive technique especially suited
for cross-plane thermal transport characterization [101].
In the TDTR setup, a Ti:Sapphire femtosecond laser was used with 76 MHz
repetition rate to create short pulsed laser beams. The laser pulses were split into a
pump beam and a probe beam. The pump beam was modulated at a frequency of
4-6 MHz and its high intensity was used to heat up the sample surface. A 70 nm
aluminum transducer was deposited on the sample to effectively absorb the incident
pump beam. The probe beam has much lower intensity and is phase shifted with
respect to the pump beam. The phase shift is varied systematically to enable a time-
dependent measurement of the Al transducer temperature via its thermoreflectance.
A Si-photodetector and RF lock-in amplifier collected and amplified the reflected
probe beam signal. The ratio of the in-phase signal to the out-of-phase signal from the
amplifier was fitted with a 3D thermal diffusion model based on thermal quadrupoles.
The origin of the thermal boundary resistance between two materials lies in the
mismatch of their phonon spectra. In a metal, electrons are the majority heat carriers.
At the interface with a non-metal, electrons from the metal have to translate their
energy into phonons by electron-phonon coupling. The phonon transmission proba-
bility at the interface depends on the overlap between vibrational spectra of the two
materials forming the interface. Another possibility at a metal-graphene interface is
the transmission of electrons from the metal to graphene, where the electron-phonon
coupling in graphene determines the amount of phonons available for transporting
the heat carried by the hot electrons injected from the metal.
Fig. 4.6 shows the schematic of our TDTR measurement sample. Owing to the
large thermal penetration depth in Cu, we deposited a 2 µm thick Cu layer on a
Si wafer. Graphene was grown on the Cu layer using the earlier described PECVD
process. A 70 nm Al layer was deposited on top of the CuG sample. From the fitting
71
to the thermoreflectance data, we extracted the TBC for the Al-G-Cu interface to
be of the order of 60-80 MW/m2K. This value is a series combination of TBC at
the Al-G interface, the cross-plane thermal conductance of graphene itself and TBC
of the Cu-G interface (Fig. 4.7). Assuming that TBC of a metal-graphene-metal
contact is dominated by the interface, our total TBC value is considerably higher
than previously reported individual TBC values for Al-graphite and Cu-graphite[101],
[102], which are in the range of 40-50 MW/m2K. As direct electron tunneling from
Al to Cu can also give rise to higher TBC, we inserted a 5nm SiO2 layer between
graphene and Al to nullify the direct electron transport (Fig. 4.8). The extracted
TBC of 56 MW/m2K for the Al-SiO2-G-Cu interface is only slightly lower than the
TBC without SiO2. This relatively high TBC observed for the Cu-G-SiO2 interface
implies that cross-plane thermal transport is not a bottleneck for Cu-G interconnects
longer than the thermal healing length.
Thermal boundary conductance of Cu-graphene interface
• Time domain thermo-reflectance (TDTR) 
measurement to estimate Kapitza thermal 
boundary conductance of Cu/G cross-plane 
thermal transport 
• A pulsed Pump laser beam creates heating and 
a time delayed pulsed probe laser beam is 
used to measure reflectance of Al transducer
• The ratio of in-phase to out-of-phase signal is 
plotted versus time delay between pump and 








Fig. 4.6. Time domain thermoreflectance (TDTR) setup for thermal



























 5.36 MHz TDTR Al-graphene-Cu S1
 5.36 MHz TDTR Al-graphene-Cu S1
 Thermal model fitting S1
 Thermal model fitting S2
Fig. 4.7. Ratio of in-phase to out-of-phase signals as a function of
delay time for two different Al/graphene/Cu samples. Solid lines are
fits to the thermal model. ∆G denotes the extracted TBC for the




























Fig. 4.8. Ratio of in-phase to out-of-phase signals as a function
of delay time for the Al/SiO2/graphene/Cu samples. Solid line is
fit to the thermal model. ∆G denotes the extracted TBC for the
Al/SiO2/graphene/Cu interface along with error bounds.
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5. TRANSFER-FREE GRAPHENE AS COPPER
DIFFUSION BARRIER
Part of the material in this chapter will be submitted for review as ”R.
Mehta, S. Chugh, and Z. Chen; Transfer-free Multi-layer Graphene as Cu
cation Transport Barrier”
Ultra-thin graphene membranes are perfect barriers to mass transport but the
high deposition temperature of CVD graphene has prevented direct integration into
many applications. Likewise, post-growth transfer inevitably introduces defects and
pinholes in graphene that effectively nullify its barrier function. Recent advances
in low temperature, transfer-free graphene deposition are promising, but the dif-
fusion barrier strength of these graphene membranes is not yet validated. In this
chapter, we report on multi-layer graphene (MLG) membranes grown using low-
temperature PECVD directly on SiO2 that can successfully block Cu cation trans-
port. Using Cu/barrier/SiO2/Si stack capacitors, we compared the barrier strength
between PECVD graphene and evaporated Ta (both 5nm thick) under positive bias-
temperature stress (BTS) of 4MV/cm at 400K. Extent of Cu+ diffusion into SiO2
was qualitatively determined using triangular voltage scan (TVS) and quantified via
high frequency capacitance-voltage (CV) measurements. After 50min of constant
stressing, graphene barrier exhibited excellent resistance to Cu cation migration into
SiO2 with negligible CV flatband voltage shift and no discernible TVS current peak,
whereas Ta barrier allowed significant Cu transport. Our results validate that Cu
diffusion through defects and grains boundaries present in individual MLG layers
can be inhibited by the randomly oriented multilayer structure of our direct growth
membranes.
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5.1 Motivation for transfer-free graphene
Impermeable ultra-thin membranes that can withstand mass transport of different
gaseous, liquid and solid species are of general interest because inter-diffusion between
distinct materials can compromise reliability and performance in many applications.
Specifically, modern semiconductor chips that use Cu for highly conductive metal
wiring face tremendous reliability problems due to the increased tendency of Cu
to migrate into Si, SiO2 and other dielectrics[103][108]. During device operation,
electric field induced drift-diffusion of Cu ions into dielectrics is possible even at room
temperature and low moisture conditions[109], [110]. Runaway diffusion of Cu causes
shorts between metal lines[107], [111], reduces the mean time to dielectric failure
(MTTF) exponentially, and affects affects the operation of transistors by creating
deep-level traps in Si[106]. To avert Cu infiltration, chip manufacturers use thin films
of refractory metals (Ta, W) or nitrides (TiN, TaN) as barrier layers[113][115]. With
advent of ultra-large scale integrated chip technology, the spacing between adjacent
current carrying Cu wires has reduced to less than 30nm, consequently reducing the
barrier thickness to below 5nm [3]. However, it is difficult to conformally deposit ultra-
thin conventional diffusion barrier materials without pinholes. There is a pressing
need for new ultra-thin diffusion barriers in order to continue Moore’s law forward
with limited loss of reliability.
Pristine graphene has emerged as an extraordinary mass transport barrier to var-
ious solid, liquid and gaseous species[28], [30], [116]. CVD single layer graphene
(SLG) can protect reactive metals and alloys like Cu, Ag and Cu-Ni from oxidation
and corrosion[30]. In addition, SLG can resist Cu diffusion into Si and SiO2 upto 900
◦C[40], [117], much higher than failure temperature of a conventional TaN barrier.
Merely three layers of graphene (approximately 1.5nm thick) can extend MTTF of
Cu induced SiO2 breakdown to beyond what is possible with much thicker conven-
tional barriers[118], [119]. While these demonstrations all indicate that graphene is a
promising barrier material, studies have only focused on assessing ideal barrier per-
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formance by using large-grain graphene grown at 1000 ◦C and transferred onto the
test substrates. In reality, most fabrication protocols cannot sustain such high tem-
peratures, and the graphene transfer process inadvertently introduces defects leading
to large spread in the failure statistics[119].
To reap the benefit of the aforementioned barrier properties, direct deposition of
graphene on arbitrary substrates at low temperatures to alleviate the need for post-
growth transfer is in high demand [120], [121]. Yet the barrier performance of the
resulting graphene remains unexplored. It is typical for low temperature plasma-
based techniques to produce multilayer graphene (MLG) films with small grains and
more defects compared to standard high temperature CVD synthesis[46], [47], [120],
[122]. The diffusion barrier strength of graphene lies in the strong in-plane bonding
of hexagonal carbon rings in the basal plane. Density functional theory calculations
predict a large energy barrier (30 eV) for Cu atoms/ions to cross the basal plane of
graphene[118], whereas it is more energetically favorable for Cu to diffuse through
carbon vacancies, grain boundaries and edge planes due to the low interaction energy
between dangling/uncoordinated C atoms and Cu. However, carbon vacancies, grain
boundaries and edge planes in multilayer graphene may not line up along the vertical
direction given the random misalignment among layers [118], [119]. Therefore, it is
possible to achieve good barrier performance by compensating the presence of defects
and small grains in PECVD graphene by random stacking of multiple layers, albeit
at the cost of increased barrier thickness.
In Chapter 3, we have demonstrated Cu-G hybrid nanowires with excellent oxi-
dation resistance and reduced electron surface scattering. To integrate the Cu-G hy-
brids with state-of-the-art semiconductor technology and replace conventional barri-
ers, PECVD graphene must inhibit Cu diffusion. Additionally, existing ”barrier-first”
damascene fabrication technology requires low temperature graphene deposition not
only on Cu but also directly inside dielectric trenches. Hence, evidence of PECVD
graphene being an excellent Cu diffusion barrier is needed.
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Here, we present the first demonstration of transfer-free multi-layer graphene act-
ing as diffusion barrier between Cu and SiO2. We optimized our previously reported
recipe to deposit MLG films directly on SiO2 at lower temperature of 550
◦C. The
move from CH4 to C2H2 as carbon precursor was the key to lowering of the deposition
temperature. We studied the transport of Cu cations (Cun+ where n=1, 2) through
a given barrier under a combined stimulus of electric field and temperature. With
constant positive voltage bias applied to the partially oxidized Cu electrode, Cu ions
diffuse into SiO2 and drift towards the Si substrate. We performed the stressing at
400K to aid the diffusivity of Cu ions at moderate voltages. After a given stress
duration, the extent of Cu ion diffusion was qualitatively determined using triangular
voltage sweep method, and further quantified via high frequency capacitance-voltage
measurements.
5.2 Fabrication and characterization of transfer-free multi-layer graphene
Fig. 5.1a depicts our fabrication and experimental scheme for testing the diffusion
barrier performance of transfer-free MLG films. We started with p-type low doped
Si wafers (resistivity = 10-15 Ω-cm), and after standard wafer cleaning steps, coated
the wafers with 30nm SiO2 in a dry oxidation furnace. Next, we deposited graphene
directly on these SiO2/Si wafers using our PECVD setup. Full graphene coverage
was achieved after 2 hours at 550 ◦C using a gaseous mixture of C2H2 and C2H2:Ar
with a flow rate ratio of C2H2:Ar = 15:50 sccm. Atomic force microscopy was used to
measure thickness of lithographically defined graphene patterns directly on the growth
substrate. To ensure all substrates having gone through the same thermal process to
avoid differences in SiO2 breakdown, we diced the MLG-covered wafers and etched
away MLG using O2 plasma to prepare control samples without any barriers or to
deposit Ta barriers. The top electrode (Cu or Ta/Cu) was deposited using ebeam
evaporation through a shadown mask with 500 µm diameter holes. Backside SiO2

















































Fig. 5.1. (a) Schematic describing the fabrication of barrier test struc-
tures. Low doped Si substrates coated with 30nm thermal SiO2 were
used for PECVD MLG deposition. After dicing the wafer into three
samples, MLG was etched from two samples and appropriate top elec-
trode metal (Cu or Cu/Ta) was deposited using perforated shadow
masks with 500 µm diameter holes. (b) Bias-temperature stress (BTS)
setup for characterizing Cu cation transport. Positive bias is applied
to the pre-oxidized top Cu electrode to drive Cu ions into SiO2. (c)
Raman spectroscopy data of the transfer-free MLG films, acquired
using a 532 nm laser directly on the growth substrate. Raman spec-
trum stays intact after long term BTS, signifying the stability of MLG
films. Plots have been displaced vertically for clarity. (d) Atomic force
microscopy scan and height data for lithographically etched MLG pat-
terns on SiO2. Average MLG thickness was 5nm along with complete
coverage over large areas.
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contact to the Si substrate, which formed the bottom electrode. For the MLG barrier
sample, after the top electrode deposition, O2 plasma was used to etch away excess
graphene outside of the electrode to avoid shorting of individual capacitors during
stress measurements.
Our test device is a metal-oxide-semiconductor (MOS) capacitor with a stacked
structure of Cu/barrier/SiO2/Si (Fig. 5.1b). We compare the MLG barrier with two
controls, a barrier-less sample and a sample with Ta barrier of same thickness as MLG.
Constant positive voltage bias was applied to the top Cu electrode with respect to
the bottom Si electrode while the leakage current was recorded. Measurements were
performed in a vacuum probe station to avoid over-oxidation of the Cu electrodes
during the long term stressing at 400 K. Prior to loading the samples, Cu was mildly
oxidized in cleanroom air at 150 ◦C for 15 min. This step is necessary to enable Cu
ionization during stressing in the extremely low moisture environment of the vacuum
probe station. We provide a detailed rationale for this step in the next section.
Raman spectrum of the MLG on SiO2 is shown in Fig. 5.1c. The sharp D peak
and high D/G peak intensity ratio are linked to small grain sizes and might indicate
presence of defects in the individual layers. The 2D peak with FWHM of 55 cm−1 is
relatively sharp for a multilayer graphitic material, representing the turbostratic na-
ture of our MLG films[124], [125]. Notably, long-term bias temperature stress did not
damage the graphene lattice as evident from the identical Raman spectra before and
after the BTS (Fig. 5.1c). Atomic force microscopy confirmed a 5nm thick MLG film
with uniform coverage over large areas and no discernible pinholes (Fig. 5.1d). Unlike
metal catalyzed growth at high temperatures, low temperature graphene growth on
non-catalytic substrates exhibits highly non-linear growth kinetics[120]. Growth time
to achieve a uniform film is long (about 2 hours) due to slower nucleation rate on
SiO2. Gradual nucleation leads to formation of multilayer islands that subsequently
coalesce into a conformal MLG film.
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5.3 Bias-temperature stress analysis
The choice of accelerated stress conditions during barrier testing plays an impor-
tant role in the extrapolation of the barrier strength at standard operating condi-
tions. Previous work on reliability of graphene diffusion barriers have focused on
time-dependent dielectric breakdown statistics to determine the reduction in mean
time-to-failure (MTTF) of the oxide due to Cu diffusion[119]. Several semi-empirical
models exist that use high voltage failure data to estimate failure time at lower volt-
ages[126]. However, the intrinsic wear-out mechanism of the oxide at high electric
fields can complicate the failure analysis and there is considerable debate over ve-
racity of the breakdown models at low fields[103], [127]. Moreover, it is impossible
to determine the exact Cu ion concentration in the oxide by merely recording the
failure time. Therefore, we limit the applied stress field to almost 3 times lower than
the intrinsic breakdown field of thermal SiO2 (10
7 V/cm). This allows unambiguous
determination of the barrier strength even at low Cu injection levels that do not cause
dielectric failure in the short-term.
We started by comparing Cu ion transport through the MLG barrier and the
barrier-less control device. Typical leakage current recorded during the applied stress
of 3.33 x106 V/cm at 400 K is presented in Fig. 5.2a. The current versus time plot
for the barrier-less sample has three distinct regimes. Just after the bias turn on, an
initial current spike was seen due to charging of the MOS capacitor. Then, current
drops due to the space charge buildup and the leakage is governed by Poole-Frenkel
trap-assisted tunneling[128]. After a plateau of low leakage levels, the leakage current
begins to increase gradually for the remaining stress duration. This is a sign of excess
Cu buildup on the cathode side (Si), which enhances band bending and the leakage
mechanism shifts to Fowler-Nordheim tunneling. In the case of the MLG barrier,
following the initial current spike, the leakage current monotonically drops to a low
value. Steadily decreasing leakage current during BTS does point to low Cu diffusion
through MLG, but the exact ion count is still unknown.
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Fig. 5.2. (a) Comparison of dynamic leakage current during BTS.
MLG barrier sample maintains low leakage throughout the BTS dura-
tion, unlike the barrier-less sample that shows increased leakage after
35 min. (b) Current density as function of voltage for the barrier-
less sample acquired using a triangular voltage sweep from +5 V to
-5 V (0.25 V/s). Magnitude of the current density peak, attributed
to electrochemical reduction of Cu+ at Cu-SiO2 interface, increases
with stress duration. (c) Current density as function of voltage for
the MLG barrier sample acquired using same TVS as (b). No current
peak was observed indicating lack of Cu+ migration inside SiO2.
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Although neither sample failed during the stress window, the leakage current dy-
namics were markedly different. Contamination of dielectrics with small levels of Cu
is known to exponentially reduce the dielectric failure time. The excess dipole polar-
ization linked to localized Cu contamination increases Si-O bond breakage leading to
premature failure[129]. In order to probe low level Cu diffusion, we first examined
the electrochemistry of the Cu-SiO2 interface using triangular voltage sweep method.
Immediately after the stress was turned off, a linear voltage sweep was initiated from
+5 V to -5 V at a scan rate of 0.25 V/s. The recorded I-V curves for the control
sample without a barrier and the MLG sample are presented in Figs. 5.2b and 5.2c,
respectively. In the positive voltage regime, an initial charging transient of the MOS
capacitor is followed by a low non-faradaic current flow. In the case of the barrier-
less sample, a distinct current peak appears in the negative voltage regime whose
magnitude increased with the stress time, whereas such a current peak was absent
in the MLG barrier sample even after 60 mins of stress. Recent cyclic voltammetry
studies on redox reactions inside Cu-SiO2 resistive memories attribute this peak to
the reduction of Cu+ into Cu near the interface[109]. Cyclic voltammetry involves
sweeping through both oxidation and reduction half-cell reactions. In our case, pre-
oxidation of Cu and positive bias stress replaces the oxidation half cycle required for
generation and dissolution of Cu+, while TVS mimics the reduction half cycle. As per
Randles-Sevcik equation for inhibited charge transfer, the reduction current density
peak at 400K can be expressed as[109]:
jp = 2.58× 105z3/2cox
√
αDν (5.1)
Here z is the electron transferrance number for the reaction, cox is the concen-
tration of Cu+, α is the charge transfer coefficient, D is the diffusivity of Cu+ and
ν is the voltage sweep rate (=0.25 V/s). Using parameter values z=1, α=0.5 and
D=4.8x10−20 cm2/s for Cu in thermal SiO2 from earlier works, we computed cox for
the barrier-less sample to be 2.3x10−4 and 6.4x10−4 mol/cm3 after 30min and 60min
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BTS, respectively. This highlights the enormity of the Cu ion diffusion problem in
semiconductor chips and the indispensability of a barrier layer.
Absence of a reduction current peak is a good indicator of low Cu ion transport
through the MLG barrier. However, TVS method only estimates the Cu ion concen-
tration near the Cu-SiO2 interface as the low mobility of Cu ions does not permit
ions in the bulk of SiO2 to reach the interface within the short span of the voltage
sweep. Besides, it is possible that MLG layer reduces the charge transfer coefficient
in equation 5.1, thereby impeding the reduction process. We corroborate the TVS
results using high frequency capacitance voltage measurements to quantify the fixed
ionic charges inside SiO2. This method measures the total fixed charges inside the
oxide by virtue of a quasi-electrostatic measurement of the MOS capacitance. To
measure high frequency capacitance of the MOS device, a DC voltage (with a rid-
ing 100 kHz AC signal) was slowly swept from positive to negative polarity and the
small signal AC current was recorded at each point in the DC sweep. Initially at
the positive bias, the MOS capacitor is in the inversion region (p-type Si) with large
band bending (Fig. 5.3a). As the voltage sweeps towards the negative bias, band
bending reduces and changes sign as the capacitor goes from the inversion into the
accumulation region. Before reaching accumulation, the capacitor goes through the
flatband condition with essentially zero band bending. Intrinsic flatband condition is
achieved when the applied voltage exactly negates the combined band bending from
the Cu-Si work function difference and any interface trap charges. For a MOS ca-
pacitor, accumulation capacitance is identical to the oxide capacitance (Cacc = Cox).
At high frequency, minority carriers lag behind the applied ac voltage, so the inver-






where Cdep,max = εox/Wdep,max. Taking the inversion and accumulation capacitance
values from the CV curve, we calculate maximum depletion width Wdep,max=886 nm.
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Fig. 5.3. (a) Energy band diagrams showing the principle behind es-
timation of Cu ionic charge using high frequency capacitance-voltage
(CV) measurements. The shift in flatband voltage is directly propor-
tional to the amount of excess fixed charge. (b) Normalized capaci-
tance as function of DC voltage (@ 100 kHz AC excitation) for the
barrier-less sample. Flatband voltage shift increases with BTS du-
ration representing increased Cu+ transport. (c) Normalized capaci-
tance as function of DC voltage for the MLG barrier sample showing
minor flatband voltage shift with BTS time. Inset compares the cal-
culated total Cu+ charge in SiO2 for the two samples.
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This allows us to approximately calculate the doping density of Na≈ 1015 cm−3, which
is in fair agreement with the resistivity of our Si substrates (10-15 Ω-cm). To calculate





where the debye length LD =
√
εSikT/e2Na. The value of Cfb=47.5x10
−9 F/cm2
is about 41% lower than the oxide capacitance. So, we estimate the flatband volt-
age shift at the normalized capacitance value of 0.41 using the expression ∆VFB =
VFB − VFB(0 min). However, presence of fixed and mobile charges in the oxide can
shift the flatband condition left or right depending on the net sign of the charge
(positive or negative). For high quality thermal oxide, flatband voltage shift relates





Here QCu+ is total charge of Cu
+ while CSiO2 is the oxide capacitance. Measured
CV curves after different BTS duration are presented in Figs. 5.3b and 5.3c. Similar
to the TVS results, the barrier-less sample has large negative flatband shifts due to
extensive Cu ion migration in SiO2 during BTS, whereas MLG barrier sample only
shows very small flatband shifts due to low Cu ion migration. We also notice a peculiar
stretching of the CV curve in the barrier-less sample after 60min BTS, which indicates
increased interface trap states at the SiO2-Si interface from Cu accumulation. Such
distortion of the CV curve is missing in the case of the MLG barrier, where the sharp
CV curve signifies low interface trap density. The calculated fixed ionic charge in the
oxide for the two samples is shown in the inset of Fig. 5.3c. After 60min of BTS,
MLG barrier sample (1.1x10−10 C) has around 20 times lower Cu+ charges than the
barrier-less sample (2x10−9 C). In essence, the absence of the TVS current peak and
small CV flatband shift exemplify the excellent barrier strength of our MLG films.
At this point, it is vital to discuss the rationale behind pre-oxidizing the Cu
electrode before BTS. Dissolved moisture inside SiO2 and at the interface creates
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abundance of OH− and SiO− ions that promote Cu ion formation through the oxida-
tion process: Cu → Cun+ + ne− (n = 1, 2) [109]. This is clearly not the case in our
experiments, as we observed no flatband shift for a barrier-less sample without the
Cu pre-oxidation step (Fig. 5.4). The extremely low moisture content of our testing
conditions (P<10−6 Torr, 400 K) effectively eliminates Cu ion formation as seen in
previous studies[130], [131]. Further, it is possible that MLG reduces the electrochem-
ical activity at the Cu-SiO2 interface. As generation of Cu
+ is of prime importance
in promoting field driven transport, the lack of Cu oxidation at the interface un-
der vacuum might overestimate the barrier strength of MLG. Thus, we pre-oxidized
the Cu electrode to avoid both the Cu+ limited regime and any electrode kinetics
modification due to graphene.
Motivated by the efficacy of TVS and CV methods to probe Cu ion transport, we
tested barrier function again at a higher applied field. Here we introduce another con-
trol sample with a uniform Ta barrier between Cu and SiO2 (Fig. 5.5). Earlier studies
Supplementary Fig. 1  w/o barrier: BTS 3.33MV/cm 
without top Cu oxidation


























Fig. 5.4. Normalized capacitance as function of DC voltage (@ 100
kHz AC excitation) for the barrier-less sample without pre-oxidation
of Cu electrode. We did not observe flatband voltage shift in the
negative direction after 60min BTS.
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suggest good barrier strength for 5nm-thick evaporated Ta films with an activation
energy of 1.6 eV for Cu diffusion related failure[114], [115]. Increasing the electric
field to 4x106 V/cm led to a dramatic increase in leakage current of the barrier-less
sample, with most devices failing within 2-5 min of BTS (Figs. 5.6a). While both
MLG and Ta barrier samples showed similar low leakage behavior without encounter-
ing dielectric failure in the 50 min BTS window, TVS and CV measurements revealed
a striking difference (Figs. 5.6b & 5.6c). The Ta barrier sample exhibited both the
large flatband voltage shift (-2.5 V) and the high reduction current density peak
(8x10−9 A/cm2). On the other hand,the MLG barrier sample was almost impervious
to Cu ion transport showing only a small flatband shift of 0.12 V and no reduction
peak. Thus, transfer-free MLG greatly outperforms evaporated Ta as a Cu diffusion
barrier under long-term accelerated BTS.
Supplementary Fig. 2  Tantalum AFM

















Fig. 5.5. Atomic force microscopy scan and height data for evaporated
Ta on SiO2. Average Ta thickness was 5nm and film coverage was
uniform.
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Fig. 5.6. (a) Comparison of dynamic leakage current for the three
samples during BTS. Barrier-less devices failed within few minutes
of BTS, whereas both MLG and Ta barrier samples maintain low
leakage throughout the BTS duration. (b) Normalized capacitance as
function of DC voltage for MLG and Ta barrier samples. Inset shows
the calculated total Cu+ charge for the two samples. (c) Current
density as function of voltage for the two samples acquired using TVS.
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Fig. 5.7. (a) Schematic for testing graphene as diffusion barrier
between Cu and HSQ (b) Cross-section EDS analysis of copper
diffusion into HSQ dielectric for HSQ/Cu sample (top panel) and
HSQ/Graphene/Cu sample (bottom panel).
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We also tested the ability of few-layer PECVD graphene deposited on Cu to
suppress Cu diffusion. PECVD graphene growth on Cu yields complete coverage
with only 3-4 graphene layers (about 1.5 nm) compared to the thicker MLG film
deposited on SiO2. First, graphene was coated using the PECVD process on 500 nm-
thick Cu films that were deposited on top of SiO2/Si substrates. After the growth, 150
nm-thick HSQ was spin coated on top of graphene resulting in a stacked structure
containing Cu, graphene and HSQ. Alongside this sample, we prepared a control
sample without graphene between Cu and HSQ. Later, both samples were annealed
in at 500 ◦C for 30 minutes to force Cu diffusion into the HSQ layer (Fig. 5.7a).
To determine the Cu content in HSQ after annealing, we carried cross-section
Energy Dispersive Spectroscopy (EDS) analysis of both samples. For this measure-
ment, samples were cut using Focused Ion beam milling into thin columns about 100
nm deep and the cross-section was imaged using EDS analyzer to generate elemental
spatial maps. The EDS maps shown in Fig. 5.7b reveal substantial Cu diffusion
into HSQ in case of control (HSQ/Cu) samples while the graphene layer effectively
inhibits Cu diffusion in the HSQ/Cu-G samples. Note that these results are only
qualitative in nature due to inadequate spatial resolution of SEM-EDS for measuring
Cu diffusion on length scales of a few nanometers. Performing this experiment again
using EDS on a TEM would offer better resolution and more quantitative results.
5.4 Conclusions
In summary, we have demonstrated a scalable transfer-free low temperature PECVD
process to deposit MLG barrier films directly on dielectrics. We used sensitive char-
acterization techniques to quantify Cu ion concentration and established the excellent
ability of MLG films to limit Cu cation transport under long-term BTS. In the stan-
dard operating regime of IC chips (0.5x106 V/cm, 380 K), Cu electrode kinetics play
a more dominant role than the intrinsic dielectric degradation in determining the
failure lifetime. Depending on the Cu+ availability, we can propose the following
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mechanisms by which MLG acts as a Cu+ transport barrier: 1) surplus Cu+ supply
by providing a high activation energy physical barrier to mass transport, 2) limited
Cu+ supply by altering charge transfer kinetics at the metal-dielectric interface to
reduce the overpotential for Cu cation generation. Based on these insights, we believe
this work paves the road towards integration of Cu-G hybrid interconnects into the
existing semiconductor fabrication technology.
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6. SUMMARY
In this dissertation, we focused on creating novel Cu/graphene hybrid interconnects
with enhanced electrical, thermal and reliability performance, to meet the needs of
future BEOL technology. We successfully optimized PECVD graphene growth at low
temperatures (550 ◦C) on Cu thin films down to 45nm thickness and Cu nanowires
of cross-section 180nm x 65nm. Enhanced electrical and thermal conduction was
observed in these Cu/graphene hybrids alongwith elimination of surface Cu oxide
and complete passivation. The enhancement in electron transport was attributed
to passivation of the Cu surface states with a low density-of-states material like
graphene giving rise to partially elastic surface scattering at the Cu-graphene in-
terface. We further characterized in-plane thermal transport through Cu/graphene
thin films using a nanofabricated suspended heater-sensor platform. A transfer-length
method was used to measure thermal conductivity of Cu/G films without the effect
of contact thermal resistances present in the heater-sensor platform. We observed
8% higher electrical and 14% higher thermal conductivity in the Cu/G films at Cu
thickness of 45nm. We measured cross-plane thermal transport by measuring the
thermal boundary conductance (TBC) at the Cu/graphene/SiO2 interface using time-
domain thermoreflectance method. The fitted value of TBC was higher than other
metal/graphene/SiO2 reported in literature. The origin of this high TBC value is still
uncertain and needs more validation, however it could be due to the high topographic
conformity of graphene with the Cu surface in our case. The efficient in-plane and
cross-plane thermal transport observed in Cu/G hybrids make them promising for
thermal management applications. Integration of Cu/graphene hybrids with existing
BEOL technology (damascene process) necessitates graphene deposition directly on
dielectrics, where graphene should prevent diffusion of Cu into surrounding dielectrics
and silicon. We used bias-temperature stressing (BTS) to test Cu ion transport bar-
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rier strength of transfer-free multilayer graphene membranes deposited directly on
SiO2. After BTS, we quantified Cu ion concentration in the dielectric using combi-
nation of triangular voltage sweep and capacitance-voltage measurements. At 5nm
thickness, PECVD graphene was found to efficiently block Cu ion migration into SiO2
and was markedly superior than a Ta barrier of same thickness.
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7. RECOMMENDATIONS
While our developed Cu/graphene hybrid nanowires with better electrical and thermal
performance can be readily adopted in many applications where nanowires are used
as interconnects, they cannot be directly applied to damascene structures. Hence,
to benefit from the demonstrated performance advantage from the graphene coating
in state-of-the-art Cu damascene structures, it is essential to grow graphene directly
in the dielectric trench before Cu deposition (Fig. 7.1). Another important benefit
that graphene brings to the damascene structure is its function as an effective bar-
rier to prevent Cu diffusion. Being sub-nanometer thick, the graphene barrier will
ensure high conductivity in the Cu interconnects by preserving the maximum Cu
cross-sectional area. A back-of-the envelope calculation suggests that for 15nm wide
and 30nm thick Cu interconnects, replacing a 3nm Ta barrier with 1nm graphene
will result in a 55% increase in conductance, based on area scaling alone. The net
improvement in conductance is expected to be even higher, owing to an increase in
conductivity due to reduction in diffuse surface scattering.
We recently reported a PECVD process for direct growth of graphene on arbitrary
substrates such as SiO2 and quartz at low temperatures. While the current process
temperature of 550 ◦C required for direct graphene growth is higher than the BEOL
requirement, constant efforts are underway to reduce this growth temperature by
changing precursor and process conditions. Due to the lack of catalytic activity
from dielectrics, graphene growth becomes exceedingly slow as growth temperature
drops below 500 ◦C. To further lower the deposition temperature of graphene, a
radically different approach might be needed with the inclusion of catalyst. We started
exploring the technique of carbon segregation using nickel that could yield graphene
growth at temperatures around 450 ◦C. In our preliminary experiments, we deposited
10nm thick nickel film on a blanket SiO2-Si substrate and used a PECVD process
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Fig. 7.1. Integration of graphene into Damascene process
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with the C2H2 precursor. Interestingly, we have found that because of the relatively
high solubility of carbon in nickel, we are able to grow graphene on both sides of the
nickel film at 460 ◦C. Consequently, this nickel film can be used as a sacrificial layer
and can be etched away leaving graphene directly on top of SiO2. Raman spectra
was acquired after etching away top graphene using O2 plasma and removing nickel
film using FeCl3 solution. It clearly shows the presence of graphene at the interface
of SiO2 and nickel film (Fig. 7.2). The Ni segregation growth technique to yield
graphene growth directly in the dielectric trenches is a direct fit for the damascene
flow (Fig. 7.3). While graphene growth is indeed possible, further optimization is
needed to get conformal coverage that will require tuning of nickel film thickness as
well as growth time.
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Fig. 7.2. Raman spectrum of graphene directly grown on SiO2 at
460 ◦C relying on carbon segregation from 10nm Ni sacrificial layer.
Spectrum was taken after the top layer graphene etch and Ni removal.
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Fig. 7.3. Integration into damascene flow by depositing graphene
directly in dielectric trenches using nickel film as a sacrificial layer.
Graphene forms at the Ni-dielectric interface due to carbon segrega-
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